ADC31JB68EVM

ADC31JB68 16-Bit, 500-MSPS Analog-to-Digital Converter Evaluation Module

ADC31JB68EVM

Order now

Overview

The ADC31JB68EVM is an evaluation board used to evaluate the ADC31JB68 analog-to-digital converter (ADC) from Texas Instruments. The ADC31JB68 is a single-channel 16-bit ADC capable of operating at sampling rates up to 500 Mega Samples Per Second (MSPS) with outputs featuring a standard JESD204B high speed serial interface.

The ADC31JB68EVM is designed to work seamlessly with the TSW14J56EVM, Texas Instruments’ JESD204B data capture card and the High Speed Data Converter Pro (HSDCPro) software tool for high speed data converter evaluation. The ADC31JB68EVM is also compatible with many of the development kits from leading FPGA vendors that contain an FMC connector.

Features

  • Transformer-coupled signal input network allowing a single-ended signal source
  • LMK4828 system clock generator that generates the FPGA reference clock for the high speed serial interface
  • Default Transformer-coupled clock input network to test the ADC performance with a very low-noise clock
  • High speed serial data output over a standard FMC connector
  • Device registers programming via USB connector and FTDI USB-to-SPI bus translator

USB cable 5VDC power adapter

High-speed ADCs (≥10 MSPS)
ADC31JB68 16-Bit, 500-MSPS Analog-to-Digital Converter (ADC)

 

Clock jitter cleaners & synchronizers
LMK04828 Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0.
Download View video with transcript Video

Get started

  1. Order the evaluation board - ADC31JB68EVM
  2. Order (if needed) the FPGA capture card - TSW14J57EVM
  3. Read the evaluation board user's guide
  4. Make sure you have or buy the necessary power supplies for both boards
  5. Download and install the GUI for the evaluation board
  6. Download and install HSDCPro software for the TSW14J57EVM capture card

Order & start development

Evaluation board

ADC31JB68EVM — ADC31JB68 Evaluation Module

Log in to order
In stock / Out of stock
Limit:
Not available on TI.com
GUI for evaluation module (EVM)

SLAC707 — ADC31JB68EVM Configuration GUI

Supported products & hardware
Download

SLAC707 ADC31JB68EVM Configuration GUI

close
Latest version
Version: 01.00.00.00
Release date: 23 Jul 2015
lock ADC31JB68EVM Configuration GUI (zip)  — 169768 K

Checksum
lock = Requires export approval (1 minute)
Products
High-speed ADCs (≥10 MSPS)
ADC31JB68 16-Bit, 500-MSPS Analog-to-Digital Converter (ADC)
Hardware development
Evaluation board
ADC31JB68EVM ADC31JB68 16-Bit, 500-MSPS Analog-to-Digital Converter Evaluation Module

Release Infomation

The design resource accessed as www.ti.com/lit/zip/slac707 or www.ti.com/lit/xx/slac707/slac707.zip has been migrated to a new user experience at www.ti.com/tool/download/SLAC707. Please update any bookmarks accordingly.
TI's Standard Terms and Conditions for Evaluation Items apply.

Technical documentation

No results found. Please clear your search and try again.
View all 3
Type Title Date
Certificate ADC31JB68EVM EU Declaration of Conformity (DoC) 02 Jan 2019
EVM User's guide ADC31JB68EVM User's Guide (Rev. A) 01 Aug 2016
Design guide ADC31JB68EVM Design Package 26 Aug 2015

Related design resources

Hardware development

EVALUATION BOARD
TSW14J50EVM Data capture/pattern generator: data converter EVM with 8 JESD204B lanes from 0.6-6.5Gbps TSW14J57EVM Data capture/pattern generator: data converter EVM with 16 JESD204B lanes from 1.6-15Gbps

Software development

SUPPORT SOFTWARE
DATACONVERTERPRO-SW High-speed data converter pro software

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​

Videos