ADC3422EVM

ADC3422 Quad-Channel, 12-Bit, 50-MSPS Analog-to-Digital Converter Evaluation Module

ADC3422EVM

Order now

Overview

The ADC3422 EVM demonstrates the performance of a low power quad 50Msps 12 bit ADC.  It includes the ADC3422 device and TI voltage regulators to provide the necessary voltages.  The input for the ADC is by default connected to the transformer input which can be connected to a 50 ohm single ended signal source.  The clock input is provided via a transformer input and can be connected to a 50 ohm single ended clock source.  A SYSREF input is provided to allow complete system synchronization.  Register access is provided through the on board USB connection and a GUI.

Features
  • Single 1.8V supply simplify power requirements
  • Serial LVDS interface simplify digital interface and layout requirements
  • On chip Dither to improve SFDR
  • On chip Chopper to improve 1/f noise
  • Input clock buffer with 1/2/4 divider to simplify clocking
  • Pin compatibility between 12 and 14 bit versions
  • Supports multi-chip synchronization
High-speed ADCs (>10MSPS)
ADC3422 Quad-Channel, 12-Bit, 50-MSPS Analog-to-Digital Converter (ADC)
Download

Order & start development

Evaluation board

ADC3422EVM – ADC3422 Evaluation Module

Evaluation board

ADC3422EVM-BDL – ADC3422EVM + TSW1400EVM Data Capture / Pattern Generator Bundle

GUI for evaluation module (EVM)

ADC3xxx GUI Installer (Rev. C) – SLAC667C.ZIP (196003KB)

TI's Standard Terms and Conditions for Evaluation Items apply.

Design files

ADC34xxEVM Design Package SLAR096.ZIP (5635 KB) ADC3xJxxEVM Design Package - PCB rev B SBAC206.ZIP (8685 KB) ADC32xxEVM Design Package - PCB rev B SBAC207.ZIP (6373 KB)

Technical documentation

No results found. Please clear your search and try again.
View all 2
Type Title Date
More literature ADC3422EVM EU Declaration of Conformity (DoC) Jan. 02, 2019
User guide ADC3xxxEVM and ADC3xJxxEVM User's Guide (Rev. D) Aug. 24, 2018

Related design resources

Hardware development

EVALUATION BOARD
TSW1400EVMData Capture/Pattern Generator: Data Converter Evaluation Module With 8 LVDS Lanes up to 1.5Gbps
TSW1405EVMData Capture/Pattern Generator: Data Converter Evaluation Module With 8 LVDS Lanes up to 1.0Gbps

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​

Videos