CDCLVD2102 Evaluation Module


Order now


The CDCLVD1204/CDCLVD2102 are high-performance, low-additive jitter clock buffers. They have two universal input buffers that support single-ended or differential clock inputs and are selectable through a control pin (for CDCLVD1204 only). The devices also feature on-chip bias generators that can provide the LVDS common-mode voltage to the device inputs. The evaluation module (EVM) is designed to demonstrate the electrical performance of the CDCLVD1204 or CDCLVD2102. However, this EVM can also be used for customers interested in the CDCLVD1208 or CDCLVD2104 as well. This fully assembled and factory-tested evaluation board allows complete validation of device functionalities. For optimum performance, the board is equipped with SMA connectors and well-controlled 50-ohm impedance microstrip transmission lines.

  • Easy-to-use evaluation board to fan out low-phase noise clocks
  • Easy device setup
  • Fast configuration
  • Control pins configurable through jumpers
  • Board powered at 2.5 V
  • Single-ended or differential input clocks
  • Device supports four LVDS outputs, EVM supports two LVDS outputs
Clock buffers
CDCLVD2102 Low jitter, dual 1:2 universal-to-LVDS buffer CDCLVD2104 Low jitter, dual 1:4 universal-to-LVDS buffer

Order & start development

Evaluation board

CDCLVD2102EVM – CDCLVD2102 Evaluation Module

TI's Standard Terms and Conditions for Evaluation Items apply.

Technical documentation

No results found. Please clear your search and try again.
View all 2
Type Title Date
Certificate CDCLVD2102EVM EU Declaration of Conformity (DoC) Jan. 02, 2019
User guide Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board Jun. 14, 2010

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​