DLPD4X00KIT

DLP Discovery 4100 Development Platform

DLPD4X00KIT

Order now

Overview

The DLP® Discovery™ 4100 development platform provides multiple bundling options for high performance and highly flexible programming of light steering applications, such as 3D printing for additive manufacturing and direct digital imaging for light exposure solutions. Performance features include resolution up to 1080p and pattern rates up to 32,500 Hz for light exposure and image capture that enable competitive cycle times in industrial markets.

At the heart of the DLP Discovery 4100 development platform is the DLPLCR410CEVM, a common controller evaluation board that provides control and power electronics compatible with five digital micromirror device (DMD) options in the visible, near-infrared, and ultraviolet (UV) range: DLP650LNIRDLP7000DLP7000UVDLP9500, and DLP9500UV. Each DMD is well-suited for solutions requiring high resolution, optical throughput and brightness. The featured DLPC410 DMD controller is compatible with several user-selected processors and FPGAs, offering more flexibility to format and sequence light patterns. Designers also have advanced control of the DMD through random row addressing in addition to full frame input, enabling diverse architectures for industrial, medical, and instrumentation applications.

Features

The DLP® Discovery™ 4100 evaluation modules available to bundle with the DLPLCRC410EVM controller evaluation module include:

Key Features DLP650LNIR DLP7000 DLP9500 DLP7000UV DLP9500UV
DMD Evaluation Module DLPLCR65NEVM DLPLCR70EVM DLPLCR95EVM DLPLCR70UVEVM DLPLCR95UVEVM
Wavelength Range 800-2000 nm 400-700 nm 400-700 nm 363-420 nm 363-420 nm
Micromirror Array Size 1024 x 800 1024 x 768 1920 x 1080 1024 x 768 1920 x 1080
Micromirror Array Diagonal (inch) 0.65 0.7 0.95 0.7 0.95
Micromirror Pixel Pitch (µm) 10.8 13.6 10.8 13.6 10.8
Maximum Binary Pattern/Second 12,500 32,552 23,148 32,552 23,148
Data Rate (GB/s) 12 25.6 48 25.6 48
Micromirror Tilt Angle (degrees) +/-12
Fill Factor 94% 92% 94% 92% 94%
Ultraviolet (UV) chipsets
DLP7000UV DLP® 0.7XGA 2xLVDS UV Type-A DMD DLP9500UV DLP® 0.95 1080p 2xLVDS UV Type-A DMD

 

High-speed visible chipsets
DLP7000 DLP® 0.7 XGA 2xLVDS Type-A DMD DLP9500 DLP® 0.95 1080p 2xLVDS Type-A DMD DLPA200 DMD Micromirror Driver DLPC410 Digital Controller for Discovery 4100 chipset DLPR410 PROM for Discovery 4100 chipset

 

Near-infrared (NIR) chipsets
DLP650LNIR DLP 0.65 NIR WXGA S450 DMD
Download

Order & start development

Evaluation board

DLPLCR65NEVM – DLP650LNIR DMD evaluation module

Evaluation board

DLPLCR70EVM – DLP7000 DMD evaluation board

Evaluation board

DLPLCR70UVEVM – DLP7000UV DMD evaluation board

Evaluation board

DLPLCR95EVM – DLP9500 DMD evaluation board

Evaluation board

DLPLCR95UVEVM – DLP9500UV DMD evaluation board

Evaluation board

DLPLCRC410EVM – DLPC410 Controller evaluation board

Support software

DLP Discovery 4100 Explorer GUI – DLPC104.ZIP (12182KB)

GUI for evaluation module (EVM)

DLP Discovery 4100 Explorer GUI (Rev. A) – DLPC104A.ZIP (12206KB)

GUI for evaluation module (EVM)

DLP Discovery 4100 Explorer GUI version 2.0 – DLPC133.ZIP (12206KB)

Application software & framework

DLP(R) Discovery 4100 Applications FPGA Pattern Generator Source Code (Rev. A) – DLPC103A.ZIP (4509KB)

GUI for evaluation module (EVM)

DLP(R) Discovery 4100 Applications FPGA Pattern Generator Source Code version 2. – DLPC134.ZIP (4509KB)

Development kit

DLPD4X00KIT – DLP Discovery 4100 development platform

TI's Standard Terms and Conditions for Evaluation Items apply.

Design files

DLPC410 Board Design Files (Rev. B) DLPR018B.ZIP (16845 KB) DLP7000 Board Design (Rev. A) DLPC095A.ZIP (6229 KB) DLP9500 Board Design (Rev. A) DLPC096A.ZIP (14035 KB) DLP650LNIR Board Design DLPC114.ZIP (2221 KB)

Technical documentation

star
= Top documentation selected by TI
No results found. Please clear your search and try again.
View all 10
Type Title Date
Application note Wavelength Transmittance Considerations for DLP DMD Windows (Rev. E) Dec. 17, 2019
Application note System Design Considerations Using TI DLP® Technology in UVA (363 – 420 nm) (Rev. A) Oct. 02, 2019
User guide Discovery 4100 APPSFPGA PGen Design (Rev. A) Dec. 04, 2018
User guide DLP Discovery 4100 Controller Board API Programmer’s Guide (Rev. A) Dec. 03, 2018
User guide DLP Discovery 4100 Development Kit Software User’s Guide (Rev. A) Nov. 28, 2018
Application note DMD 101: Introduction to Digital Micromirror Device (DMD) Technology (Rev. B) Feb. 23, 2018
Technical articles Prodways: The future of industrial 3D printing looks bright – literally Mar. 03, 2016
Technical articles Printing up the future of innovation with direct imaging lithography Dec. 29, 2015
Application note System Design Considerations Using TI DLP Technology Down to 400 nm Nov. 12, 2014
Application note DLP System Optics Application Note Jul. 20, 2010

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​

Videos