Home
Design resources

TSW14J57EVM

Data capture/pattern generator: data converter EVM with 16 JESD204B lanes from 1.6-15Gbps

Order now

TSW14J57EVM

Order now

Overview

The TI TSW14J57 evaluation module (EVM) is a next-generation data capture card used to evaluate the performance of the new TI JESD204B family of high-speed analog-to-digital converters (ADCs), high-speed digital-to-analog converters (DACs) and analog front ends (AFEs).

Populated with an Arria® 10 device and using the Altera® JESD204B IP solution, the TSW14J57 can be dynamically configured to support all lane speeds from 1.6 Gbps to 15 Gbps - from 1 to 16 lanes.

Together with the accompanying High-Speed Data Converter Pro (HSDC Pro) graphic user interface (GUI), it is a complete system that captures and evaluates data samples from ADC, DAC and AFE EVMs that use JESD204B and/or JESD204C.

Features
  • Quickly evaluate JESD204B and JESD204C ADC, DAC or AFE performance using TI HSDC Pro software
  • Direct connection to all TI JESD204B and JESD204C EVMs using an FMC+ standard connector (backwards compatible to FMC-equipped EVMs)
  • JESD204B and JESD204C RX and TX IP cores with 16 routed transceiver channels; operating range from 1.6 Gbps to 15 Gbps
  • Support for SUBCLASS 0 and 1 operation
  • Onboard high-speed USB 3.0-to-parallel converter bridges the FPGA interface to the host PC and GUI
  • 16-Gb DDR4 SDRAM (split into four independent 256 × 16, 4-Gb SDRAMs; total of 1G 16-bit samples)

  • USB cable 3.0 (6.56 ft)
  • Power cable (6 ft, 18 AWG)

Order & start development

Explore packages of hardware, software and documentation

HARDWARE AND SOFTWARE PACKAGE

Evaluate TI's Data Converters with JESD204B up to 15Gbps

View package

Order this hardware only

Evaluation board

TSW14J57EVM — Data capture/pattern generator: data converter EVM with 16 JESD204B lanes from 1.6-15Gbps

Log in to order
lock Log in to view inventory
In stock / Out of stock
Limit:
Not available on TI.com
TI's Standard Terms and Conditions for Evaluation Items apply.

Design files

TSW14J57EVM Design File — SLWR041.ZIP (15960 KB) TSW14J57EVM Design Package — SLWC116.ZIP (17197 KB)

Technical documentation

star
= Top documentation selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* User guide TSW14J57 JESD204B High-Speed Data Capture and Pattern Generator Card User Guide (Rev. A) Aug. 03, 2018
More literature TSW14J57 FPGA Firmware Jan. 13, 2022
Certificate TSW14J57EVM EU Declaration of Conformity (DoC) Jan. 02, 2019
User guide High-Speed Data Converter Pro GUI User's Guide (Rev. D) PDF | HTML Mar. 16, 2017

Related design resources

Software development

SUPPORT SOFTWARE
DATACONVERTERPRO-SW — High-speed data converter pro software

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​

Videos