TSW40RF82EVM
2T2R RF-Sampling Transceiver w/ Dual 14-Bit 3GSPS ADC/9GSPS DAC Clocking Solution Evaluation Module
TSW40RF82EVM
Overview
The TSW40RF82 evaluation module (EVM) is a two-transmit two-receive (2T2R) RF-sampling transceiver reference design. The module contains the DAC38RF82 dual-channel RF-sampling digital-to-analog converter (DAC) and the ADC32RF45 dual-channel RF-sampling analog-to-digital converter (ADC).
The DAC38RF82 sampling rate operates up 9 GSPS, is AC coupled, and has a differential output with an onboard 2:1 impedance transformer for balanced-to-unbalanced conversion. The ADC32RF45 sampling rate operates up to 3 GSPS. It has an option to use a dual digital down converter in each channel or to bypass it to access the full Nyquist bandwidth.
TSW40RF82EVM includes the LMK04828 clock generator for providing a reference signal to the DAC PLL and for generating the required SYSREF signals needed for the JESD204B protocol. Also included is the LMX2582 RF synthesizer for providing an ultra-low-phase noise clock solution for the ADC.
TSW40RF82EVM implements an efficient LDO-less power-management solution using only DC-DC converters for the required power rails. The design fits within a standard FMC-compliant width and interfaces with the TI pattern/capture card solution (TSW14J56), as well as many FPGA development kits.
Features
- RF-sampling transceiver utilizing the JESD204B interface
- DAC38RF82 dual RF DAC with differential output
- ADC32RF45 dual RF ADC with bypass option
- LDO-less power-management solution
- Onboard clocking solution; four different ADC clocking options, including TX PLL clock output
- Interfaces with TSW14J56 or FPGA development kit with FMC connector
- USB cable
- Power cable
High-speed ADCs (>10MSPS)
Buck modules (integrated inductor)
Clock jitter cleaners & synchronizers
Linear regulators (LDO)
Transmitters
Order & start development
TSW40RF82EVM – 2T2R RF-Sampling Transceiver w/ Dual 14-Bit 3GSPS ADC/9GSPS DAC Clocking Solution Evaluation Module
TSW40RF80EVM GUI Installer (Rev. A) – SLAC738A.ZIP (18668KB)
Design files
Technical documentation
| Type | Title | Date | |
|---|---|---|---|
| * | User guide | TSW40RF8x Evaluation Module User's Guide (Rev. A) | Sep. 27, 2017 |
| Datasheet | DAC38RF8x Dual-Channel, Differential-Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface, On-Chip PLL and Wide-Band Interpolation datasheet (Rev. D) | Apr. 14, 2020 | |
| More literature | TSW40RF82EVM EU Declaration of Conformity (DoC) | Jan. 02, 2019 | |
| Application note | Spurs Analysis in the RF Sampling ADC | Feb. 09, 2018 | |
| Datasheet | ADC32RF45 Dual-Channel, 14-Bit, 3.0-GSPS, Analog-to-Digital Converter datasheet (Rev. C) | Dec. 06, 2016 |
Related design resources
Reference designs
REFERENCE DESIGN
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.