This reference design provides a template for implementing gate drive designs for field effect transistors (FETs) rated up to 3.3kV. By utilizing single-channel isolated pre-drivers with split outputs, multiple variants of power FETs can be driven while maintaining high current sink and source capability. The performance of the driving design is further enhanced by incorporating a DC/DC isolated bias supply with controlled output rail voltages, enabling lower RDS(on) operation.
Merkmale
- Gate driver design for FETs rated with voltage up to 3.3kV
- Pre-drivers with split output designs
- Controlled gate driver voltage rails