Select a version

Select a version

No results found. Please clear your search and try again.

MCU-PLUS-SDK-AM64X

MCU+ SDK for AM64x – RTOS, No-RTOS

Select a version
No results found. Please clear your search and try again.
Latest version
Version: 09.02.00.50
Release date: 19 Apr 2024
Products
Arm-based processors
AM6411 Single-core 64-bit Arm® Cortex®-A53, single-core Cortex-R5F, PCIe, USB 3.0 and security AM6412 Dual-core 64-bit Arm® Cortex®-A53, single-core Cortex-R5F, PCIe, USB 3.0 and security AM6421 Single-core 64-bit Arm® Cortex®-A53, dual-core Cortex-R5F, PCIe, USB 3.0 and security AM6441 Single-core 64-bit Arm® Cortex®-A53, quad-core Cortex-R5F, PCIe, USB 3.0 and security AM6442 Dual-core 64-bit Arm® Cortex®-A53, quad-core Cortex-R5F, PCIe, USB 3.0 and security AM6422 Dual-core 64-bit Arm® Cortex®-A53, dual-core Cortex-R5F, PCIe, USB 3.0 and security

Documentation

Documentation - START HERE

Download CCS 12.7.0 Version for Windows or Linux

Download SysConfig 1.20.0 for Windows or Linux

Download TI ARM CLANG 3.2.2 LTS for Windows or Linux

Build Sheet of supported features

Release Information

Thank you for your interest in the AM64x MCU PLUS Software Development Kit (SDK). This software accelerates application development schedules by eliminating the need to create basic system software functions from scratch.

  • The SDK includes a real-time multitasking kernel, network communications support, examples, and drivers.
  • The exact content of the SDK depends on the capabilities of the device, but all devices share common APIs and build on existing proven software components to ensure reliability and quality.
  • The software components are fully tested to ensure that they work together with TI’s Code Composer Studio integrated development environment
  • Limited testing on SK-AM64 board

What's new

  • ICSSG MAC mode (dual mac) support added in TSN stack for IEEE 802.1AS (gPTP)
  • Example to demonstrate IEEE 802.1Qbv (EST) with IEEE 802.1AS (gPTP) on CPSW
  • Empty example to support PRU1, RTUPRU0, RTUPRU1, TXPRU0, TXPRU1 cores
  • New feature in enet driver to exchange ethernet packets between CPU cores using shared memory
  • PLL Configuration sequence updated to latest recommendation
  • Default value for GPIO can be configured from sysconfig