

CDx4AC153 Dual 4-Line to 1-Line Data Selectors/Multiplexers

1 Features

- AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply
- Speed of bipolar F, AS, and S, with significantly reduced power consumption
- Balanced propagation delays
- $\pm 24\text{mA}$ output drive current
 - Fanout to 15 F devices
- SCR-latchup-resistant CMOS process and circuit design
- Exceeds 2kV ESD protection per MIL-STD-883, method 3015

2 Description

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate strobe (\bar{G}) inputs are provided for each of the two 4-line sections.


Device Information

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE ⁽²⁾ | BODY SIZE ⁽³⁾ |
|-------------|------------------------|-----------------------------|--------------------------|
| CDx4AC153 | N (PDIP, 16) | 19.3mm × 9.4mm | 19.3mm × 6.35mm |
| | D (SOIC, 16) | 9.9mm × 6mm | 9.9mm × 3.9mm |
| | PW (TSSOP, 16) | 5mm × 6.4mm | 5mm × 4.4mm |
| | BQB (WQFN, 16) | 3.5mm × 2.5mm | 3.5mm × 2.5mm |

(1) For more information, see [Section 10](#).

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

(3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

| | | | |
|--|----------|--|-----------|
| 1 Features | 1 | 6.1 Functional Block Diagram..... | 9 |
| 2 Description | 1 | 6.2 Device Functional Modes..... | 9 |
| 3 Pin Configuration and Functions | 3 | 7 Application and Implementation | 11 |
| 4 Specifications | 4 | 7.1 Power Supply Recommendations..... | 11 |
| 4.1 Absolute Maximum Ratings..... | 4 | 7.2 Layout..... | 11 |
| 4.2 ESD Ratings..... | 4 | 8 Device and Documentation Support | 12 |
| 4.3 Recommended Operating Conditions..... | 4 | 8.1 Documentation Support..... | 12 |
| 4.4 Thermal Information..... | 4 | 8.2 Receiving Notification of Documentation Updates..... | 12 |
| 4.5 Electrical Characteristics..... | 5 | 8.3 Support Resources..... | 12 |
| 4.6 Switching Characteristics, $V_{CC} = 1.5$ V..... | 5 | 8.4 Trademarks..... | 12 |
| 4.7 Switching Characteristics, $V_{CC} = 3.3$ V ± 0.3 V..... | 6 | 8.5 Electrostatic Discharge Caution..... | 12 |
| 4.8 Switching Characteristics, $V_{CC} = 5$ V ± 0.5 V..... | 6 | 8.6 Glossary..... | 12 |
| 4.9 Operating Characteristics..... | 6 | 9 Revision History | 12 |
| 5 Parameter Measurement Information | 7 | 10 Mechanical, Packaging, and Orderable Information | 13 |
| 6 Detailed Description | 9 | | |

3 Pin Configuration and Functions




Figure 3-1. CD54AC153 J Package, 16-Pin CDIP;
CD74AC153 D, N, or PW Package; 16-Pin SOIC,
PDIP, or TSSOP (Top View)




Figure 3-2. CD74AC153 BQB Package; 16-Pin
WQFN (Top View)

Table 3-1. Pin Functions

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION |
|----------------------------|-----------------|---------------------|--|
| NO. | NAME | | |
| 1 | 1̄G | I | Channel 1, output strobe, active low |
| 2 | B | I | Address select B |
| 3 | 1C3 | I | Channel 1, data input 3 |
| 4 | 1C2 | I | Channel 1, data input 2 |
| 5 | 1C1 | I | Channel 1, data input 1 |
| 6 | 1C0 | I | Channel 1, data input 0 |
| 7 | 1Y | O | Channel 1, data output |
| 8 | GND | — | Ground |
| 9 | 2Y | I | Channel 2, data output |
| 10 | 2C0 | I | Channel 2, data input 0 |
| 11 | 2C1 | I | Channel 2, data input 1 |
| 12 | 2C2 | I | Channel 2, data input 2 |
| 13 | 2C3 | I | Channel 2, data input 3 |
| 14 | A | I | Address select A |
| 15 | 2̄G | I | Channel 2, output strobe, active low |
| 16 | V _{CC} | — | Positive supply |
| Thermal Pad ⁽²⁾ | | — | The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply |

(1) I = input, O = output, P = power, FB = feedback, GND = ground, N/A = not applicable

(2) BQB Package only

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range⁽¹⁾

| | | | MIN | MAX | UNIT |
|--------------------------------|---|---|------|------|------|
| V _{CC} | Supply voltage range | | -0.5 | 6 | V |
| I _{IK} ⁽²⁾ | Input clamp current | (V _I < 0 or V _I > V _{CC}) | | ±20 | mA |
| I _{OK} ⁽²⁾ | Output clamp current | (V _O < 0 or V _O > V _{CC}) | | ±50 | mA |
| I _O | Continuous output current | (V _O = 0 to V _{CC}) | | ±50 | mA |
| | Continuous current through V _{CC} or GND | | | ±100 | mA |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

4.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | T _A = 25°C | | -55°C to 125°C | | -40°C to 85°C | | UNIT |
|-----------------|------------------------------------|----------------------------------|-----------------------|-----------------|----------------|-----------------|---------------|-----------------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage | | 1.5 | 5.5 | 1.5 | 5.5 | 1.5 | 5.5 | V |
| V _{IH} | High-level input voltage | V _{CC} = 1.5 V | 1.2 | | 1.2 | | 1.2 | | V |
| | | V _{CC} = 3 V | 2.1 | | 2.1 | | 2.1 | | |
| | | V _{CC} = 5.5 V | 3.85 | | 3.85 | | 3.85 | | |
| V _{IL} | Low-level input voltage | V _{CC} = 1.5 V | | 0.3 | | 0.3 | | 0.3 | V |
| | | V _{CC} = 3 V | | 0.9 | | 0.9 | | 0.9 | |
| | | V _{CC} = 5.5 V | | 1.65 | | 1.65 | | 1.65 | |
| V _I | Input voltage | | 0 | V _{CC} | 0 | V _{CC} | 0 | V _{CC} | V |
| V _O | Output voltage | | 0 | V _{CC} | 0 | V _{CC} | 0 | V _{CC} | V |
| I _{OH} | High-level output current | V _{CC} = 4.5 V to 5.5 V | | -24 | | -24 | | -24 | mA |
| I _{OL} | Low-level output current | V _{CC} = 4.5 V to 5.5 V | | 24 | | 24 | | 24 | mA |
| Δt/Δv | Input transition rise or fall rate | V _{CC} = 1.5 V to 3 V | | 50 | | 50 | | 50 | ns/V |
| | | V _{CC} = 3.6 V to 5.5 V | | 20 | | 20 | | 20 | |

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

4.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | D (SOIC) | N (PDIP) | PW (TSSOP) | BQB (WQFN) | UNIT |
|-------------------------------|--|----------|------------|------------|-----------|
| | 16 PINS | 16 PINS | 16 PINS | 16 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 119.9 | 67 | 139.5 | 98.6 °C/W |

4.4 Thermal Information (continued)

| THERMAL METRIC ⁽¹⁾ | | D (SOIC) | N (PDIP) | PW (TSSOP) | BQB (WQFN) | UNIT |
|-------------------------------|--|----------|----------|------------|------------|------|
| | | 16 PINS | 16 PINS | 16 PINS | 16 PINS | |
| $R_{\theta JC(\text{top})}$ | Junction-to-case (top) thermal resistance | — | — | 74.8 | 94.6 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | — | — | 97.7 | 67.7 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | — | — | 17.8 | 15.6 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | — | — | 96.6 | 67.5 | °C/W |
| $R_{\theta JC(\text{bot})}$ | Junction-to-case (bottom) thermal resistance | — | — | — | 45.9 | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application note.

4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V_{CC} | $T_A = 25^\circ\text{C}$ | | $-55^\circ\text{C} \text{ to } 125^\circ\text{C}$ | | $-40^\circ\text{C} \text{ to } 85^\circ\text{C}$ | | UNIT |
|-----------|----------------------------|--|--------------------------|-----------|---|---------|--|---------------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| V_{OH} | $V_I = V_{IH}$ or V_{IL} | $I_{OH} = -50 \mu\text{A}$ | 1.5 V | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | V |
| | | | 3 V | 2.9 | 2.9 | 2.9 | 2.9 | 2.9 | |
| | | | 4.5 V | 4.4 | 4.4 | 4.4 | 4.4 | 4.4 | |
| | | $I_{OH} = -4 \text{ mA}$ | 3 V | 2.58 | 2.4 | 2.4 | 2.48 | 2.48 | |
| | | $I_{OH} = -24 \text{ mA}$ | 4.5 V | 3.94 | 3.7 | 3.7 | 3.8 | 3.8 | |
| | | $I_{OH} = -50 \text{ mA}$ ⁽¹⁾ | 5.5 V | | 3.85 | | | | |
| | | $I_{OH} = -75 \text{ mA}$ ⁽¹⁾ | 5.5 V | | | | 3.85 | 3.85 | |
| V_{OL} | $V_I = V_{IH}$ or V_{IL} | $I_{OL} = 50 \mu\text{A}$ | 1.5 V | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | V |
| | | | 3 V | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | |
| | | | 4.5 V | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | |
| | | $I_{OL} = 12 \text{ mA}$ | 3 V | 0.36 | 0.5 | 0.5 | 0.44 | 0.44 | |
| | | $I_{OL} = 24 \text{ mA}$ | 4.5 V | 0.36 | 0.5 | 0.5 | 0.44 | 0.44 | |
| | | $I_{OL} = 50 \text{ mA}$ ⁽¹⁾ | 5.5 V | | 1.65 | | | | |
| | | $I_{OL} = 75 \text{ mA}$ ⁽¹⁾ | 5.5 V | | | | 1.65 | 1.65 | |
| I_I | $V_I = V_{CC}$ or GND | | 5.5 V | ± 0.1 | ± 1 | ± 1 | ± 1 | μA | |
| I_{CC} | $V_I = V_{CC}$ or GND, | $I_O = 0$ | 5.5 V | 8 | 160 | 160 | 80 | μA | |
| C_i | | | | 10 | 10 | 10 | 10 | pF | |

(1) Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50- Ω transmission-line drive capability at 85°C and 75- Ω transmission-line drive capability at 125°C.

4.6 Switching Characteristics, $V_{CC} = 1.5 \text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 1.5 \text{ V}$, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see [Load Circuit and Voltage Waveforms](#))

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $-55^\circ\text{C} \text{ to } 125^\circ\text{C}$ | | $-40^\circ\text{C} \text{ to } 85^\circ\text{C}$ | | UNIT |
|-----------|--------------|-------------|---|-----|--|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| t_{PLH} | A or B | Y | 250 | 227 | 250 | 227 | ns |
| t_{PHL} | | | 250 | 227 | | | |

over recommended operating free-air temperature range, $V_{CC} = 1.5\text{ V}$, $C_L = 50\text{ pF}$ (unless otherwise noted) (see [Load Circuit](#) and [Voltage Waveforms](#))

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | -55°C to 125°C | | -40°C to 85°C | | UNIT |
|-----------|----------------|-------------|----------------|-----|---------------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| t_{PLH} | Any C | Y | | 166 | | 151 | ns |
| t_{PHL} | | | | 166 | | 151 | |
| t_{PLH} | \overline{G} | Y | | 148 | | 134 | ns |
| t_{PHL} | | | | 148 | | 134 | |

4.7 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $C_L = 50\text{ pF}$ (unless otherwise noted) (see [Load Circuit](#) and [Voltage Waveforms](#))

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | -55°C to 125°C | | -40°C to 85°C | | UNIT |
|-----------|----------------|-------------|----------------|------|---------------|------|------|
| | | | MIN | MAX | MIN | MAX | |
| t_{PLH} | A or B | Y | 7 | 28 | 7.2 | 25.5 | ns |
| t_{PHL} | | | 7 | 28 | 7.2 | 25.5 | |
| t_{PLH} | Any C | Y | 4.7 | 18.6 | 4.8 | 16.9 | ns |
| t_{PHL} | | | 4.7 | 18.6 | 4.8 | 16.9 | |
| t_{PLH} | \overline{G} | Y | 4.1 | 16.5 | 4.3 | 15 | ns |
| t_{PHL} | | | 4.1 | 16.5 | 4.3 | 15 | |

4.8 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$, $C_L = 50\text{ pF}$ (unless otherwise noted) (see [Load Circuit](#) and [Voltage Waveforms](#))


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | -55°C to 125°C | | -40°C to 85°C | | UNIT |
|-----------|----------------|-------------|----------------|------|---------------|------|------|
| | | | MIN | MAX | MIN | MAX | |
| t_{PLH} | A or B | Y | 5 | 20 | 5.2 | 18.2 | ns |
| t_{PHL} | | | 5 | 20 | 5.2 | 18.2 | |
| t_{PLH} | Any C | Y | 3.3 | 13.3 | 3.4 | 12.1 | ns |
| t_{PHL} | | | 3.3 | 13.3 | 3.4 | 12.1 | |
| t_{PLH} | \overline{G} | Y | 3 | 11.8 | 3.1 | 10.7 | ns |
| t_{PHL} | | | 3 | 11.8 | 3.1 | 10.7 | |

4.9 Operating Characteristics

$T_A = 25^\circ\text{C}$

| PARAMETER | | TYP | UNIT |
|-----------|-------------------------------|-----|------|
| C_{pd} | Power dissipation capacitance | 93 | pF |

5 Parameter Measurement Information



- A. C_L includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns. Phase relationships between waveforms are arbitrary.
- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. t_{PLH} and t_{PHL} are the same as t_{pd}.
- G. t_{PZL} and t_{PZH} are the same as t_{en}.
- H. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- I. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuit and Voltage Waveforms

| TEST | S1 |
|-------------------|-------------------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | $2 \times V_{CC}$ |
| t_{PHZ}/t_{PZH} | GND |

6 Detailed Description

6.1 Functional Block Diagram




Figure 6-1. Logic Diagram (Positive Logic)

6.2 Device Functional Modes

Table 6-1. Function Table

| INPUTS | | | | | | | OUTPUT Y | |
|-----------------------|---|------|----|----|----|---|----------|--|
| SELECT ⁽¹⁾ | | DATA | | | | G | | |
| B | A | C0 | C1 | C2 | C3 | | | |
| X | X | X | X | X | X | H | L | |
| L | L | L | X | X | X | L | L | |
| L | L | H | X | X | X | L | H | |
| L | H | X | L | X | X | L | L | |
| L | H | X | H | X | X | L | H | |

Table 6-1. Function Table (continued)

| SELECT ⁽¹⁾ | | INPUTS | | | | \bar{G} | OUTPUT Y |
|-----------------------|---|--------|----|----|----|-----------|----------|
| B | A | C0 | C1 | C2 | C3 | | |
| H | L | X | X | L | X | L | L |
| H | L | X | X | H | X | L | H |
| H | H | X | X | X | L | L | L |
| H | H | X | X | X | H | L | H |

(1) Select inputs A and B are common to both sections.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in [Section 4.3](#).

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends 0.1 μF and if there are multiple V_{CC} terminals, then TI recommends .01 μF or .022 μF for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μF and 1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

7.2.2 Layout Example




Figure 7-1. Example Layout for the CD74AC153

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|-----------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| CD54AC153 | Click here |
| CD74AC153 | Click here |

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision B (July 2024) to Revision C (April 2025) | Page |
|--|-------------------|
| • Added PW and BQB packages to the data sheet..... | 1 |

Changes from Revision A (May 2003) to Revision B (July 2024)

| Changes from Revision A (May 2003) to Revision B (July 2024) | Page |
|---|-------------------|
| • Added <i>Device Information</i> table, <i>Pin Functions</i> table, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section | 1 |

- Updated R_{θJA} values: D = 73 to 119.9, all values in °C/W.....[4](#)

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| CD54AC153F3A | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | CD54AC153F3A |
| CD54AC153F3A.A | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | CD54AC153F3A |
| CD74AC153BQBR | Active | Production | WQFN (BQB) 16 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AC153 |
| CD74AC153E | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD74AC153E |
| CD74AC153E.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD74AC153E |
| CD74AC153M | Obsolete | Production | SOIC (D) 16 | - | - | Call TI | Call TI | -55 to 125 | AC153M |
| CD74AC153M96 | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AC153M |
| CD74AC153M96.A | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AC153M |
| CD74AC153PWR | Active | Production | TSSOP (PW) 16 | 3000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -55 to 125 | AC153 |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC153, CD74AC153 :

- Catalog : [CD74AC153](#)
- Military : [CD54AC153](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION


| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| CD74AC153BQBR | WQFN | BQB | 16 | 3000 | 180.0 | 12.4 | 2.8 | 3.8 | 1.2 | 4.0 | 12.0 | Q1 |
| CD74AC153M96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74AC153PWR | TSSOP | PW | 16 | 3000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74AC153BQBR | WQFN | BQB | 16 | 3000 | 210.0 | 185.0 | 35.0 |
| CD74AC153M96 | SOIC | D | 16 | 2500 | 353.0 | 353.0 | 32.0 |
| CD74AC153PWR | TSSOP | PW | 16 | 3000 | 353.0 | 353.0 | 32.0 |


TUBE


*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μ m) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------------|--------|
| CD74AC153E | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74AC153E | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74AC153E.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74AC153E.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.

D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

E. Reference JEDEC MS-012 variation AC.

GENERIC PACKAGE VIEW


BQB 16

WQFN - 0.8 mm max height

2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4226161/A

PACKAGE OUTLINE

WQFN - 0.8 mm max height

BQB0016A

PLASTIC QUAD FLAT PACK-NO LEAD



4224640/A 11/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

BQB0016A

WQFN - 0.8 mm max height


PLASTIC QUAD FLAT PACK-NO LEAD



LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE: 20X



4224640/A 11/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

BQB0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
85% PRINTED COVERAGE BY AREA
SCALE: 20X

4224640/A 11/2018


NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



| PINS ** DIM | 14 | 16 | 18 | 20 |
|----------------|------------------------|------------------------|------------------------|------------------------|
| A | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC |
| B MAX | 0.785 (19,94) | .840 (21,34) | 0.960 (24,38) | 1.060 (26,92) |
| B MIN | — | — | — | — |
| C MAX | 0.300 (7,62) | 0.300 (7,62) | 0.310 (7,87) | 0.300 (7,62) |
| C MIN | 0.245 (6,22) | 0.245 (6,22) | 0.220 (5,59) | 0.245 (6,22) |



4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.


PACKAGE OUTLINE

PW0016A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

△ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

△ The 20 pin end lead shoulder width is a vendor option, either half or full width.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025