

CD74AC540, CD74ACT540, CD54ACT540, CD74AC541, CD54AC541, CD74ACT541, CD54ACT541 **INSTRUMENTS** SCHS285B - DECEMBER 1998 - REVISED MAY 2024

CD74AC540, CDx4ACT54x, CDx4AC541 Octal Buffer/Line Drivers, 3-State

1 Features

- SCR-latchup-resistant CMOS process and circuit
- Speed of bipolar FAST®/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply.
- ±24mA output drive current
 - Fanout to 15 FAST[®]ICs
 - Drives 500hm transmission lines


2 Description

The CD54/74AC540, -541, and CD54/74ACT540, -541 octal buffer/line drivers use the RCA ADVANCED CMOS technology. The CD54/74AC/ACT540 are inverting 3-state buffers having two active-LOW output enables. The CD54/74AC/ACT541 are noninverting 3-state buffers having two active-LOW output enables.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)
CD74AC540.	DW (SOIC, 20)	12.8mm x 10.3mm	12.8mm x 7.5mm
CDx4ACT54x,	DB (SSOP, 20)	7.2mm x 7.8mm	7.2mm x 5.3mm
CDx4AC541	N (PDIP, 20)	24.33mm x 9.4mm	24.33mm x 6.35mm

- For all available packages, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Functional Block Diagram



Table of Contents

1 Features	1 6.2 Functional Block Diagram	1 1
2 Description	1 6.3 Device Functional Modes	11
3 Pin Configuration and Functions	3 7 Application and Implementation	12
4 Specifications	4 7.1 Power Supply Recommendations	12
4.1 Absolute Maximum Ratings		
4.2 ESD Ratings		13
4.3 Recommended Operating Conditions	4 8.1 Documentation Support (Analog)	13
4.4 Thermal Information	4 8.2 Receiving Notification of Documentation Updates	13
4.5 Electrical Characteristics, AC Series		
4.6 Electrical Characteristics, ACT Series	6 8.4 Trademarks	13
4.7 Switching Characteristics, AC Series	7 8.5 Electrostatic Discharge Caution	13
4.8 Switching Characteristics, ACT Series	8 8.6 Glossary	13
5 Parameter Measurement Information		
6 Detailed Description1		
6.1 Overview 1		14

SCHS285B - DECEMBER 1998 - REVISED MAY 2024

3 Pin Configuration and Functions



Figure 3-1. CDx4AC540, CDx4ACT540

Figure 3-2. CDx4AC541, CDx4ACT541

Table 3-1. Pin Functions

	PIN		
NO.	NAME	I/O1	DESCRIPTION
!MR	1	1	Master reset, active low
Q0	2	0	Output Q0
D0	3	1	Input D0
D1	4	I	Input D1
Q1	5	0	Output Q1
Q2	6	0	Output Q2
D2	7	I	Input D2
D3	8	1	Input D3
Q3	9	0	Output Q3
GND	10	-	Ground
СР	11	I	Clock, rising edge triggered
Q4	12	0	Output Q4
D4	13	I	Input D4
D5	14	I	Input D5
Q5	15	0	Output Q5
Q6	16	0	Output Q6
D6	17	I	Input D6
D7	18	I	Input D7
Q7	19	0	Output Q7
V _{CC}	20	-	Supply

1. I = input, O = output, P = power, FB = feedback, GND = ground, N/A = not applicable

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	6	V
I _{IK}	Input diode current	$(V_I < -0.5 \text{ or } V_I > V_{CC} + 0.5 \text{ V})$		±20	mA
I _{OK}	Output diode current	$(V_O < -0.5 \text{ or } V_O > V_{CC} + 0.5 \text{ V})$		±50	mA
Io	Output source or sink current per output PIN	$(V_O > -0.5 \text{ or } V_O < V_{CC} + 0.5 \text{ V})$		±50	mA
	V _{cc} or ground current, I _{CC} or I _{GND} ⁽¹⁾	·		±100	mA
T _{stg}	Storage temperature		-65	+150	°C

⁽¹⁾ For up to 4 outputs per device: add ±25 mA for each additional output.

4.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ¹	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage			
	(For T _A = full package-temperature range)			
	AC types	1.5	5.5	V
	ACT types	4.5	5.5	V
V _I , V _O	Input or output voltage	0	V _{CC}	V
T _A	Operating temperature	-55	+125	°C
dt/dv	Input rise and fall slew rate			
	at 1.5V to 3V (AC types)	0	50	ns/V
	at 3.6V to 5.5V (AC types)	0	20	ns/V
	at 4.5V to 5.5V (ACT types)	0	10	ns/V

⁽¹⁾ Unless otherwise specified, all voltages are referenced to ground.

4.4 Thermal Information

		CD74AC540, CDx4A	CT54x, CDx4AC541	
THERMAL I	METRIC ⁽¹⁾	N (PDIP) DW (SOIC)		UNIT
		20 PINS	20 PINS	
R _{θJA} Thermal Resistance		69	101.2	°C/W

⁽¹⁾ The package thermal impedance is calculated in accordance with JESD 51.



4.5 Electrical Characteristics, AC Series

PARA	METER	TEST CO	UDITIONS		(T _A) - °C						
		IESI COI	MUITIONS	V _{CC} (V)	+25		-40 to +	⊦ 85	-55 to +	125	UNIT
		V _I (V)	I _O (mA)		MIN	MAX	MIN	MAX	MIN	MAX	
	18.1.1.1.1			1.5	1.2	_	1.2	_	1.2	_	
V_{IH}	High-level input voltage			3	2.1	_	2.1	_	2.1	_	V
				5.5	3.85	-	3.85	-	3.85	_	
				1.5	_	0.3	_	0.3	_	0.3	
V_{IL}	Low-level input voltage			3	_	0.9	_	0.9	_	0.9	V
				5.5	_	1.65	_	1.65	_	1.65	
			-0.05	1.5	1.4	_	1.4	_	1.4	_	
			-0.05	3	2.9	_	2.9	_	2.9	_	
			-0.05	4.5	4.4	_	4.4	_	4.4	_	V
V_{OH}	High-level output voltage	V_{IH} or V_{IL}	-4	3	2.58	_	2.48	_	2.4	_	
	romago	,	-24	4.5	3.94	_	3.8	_	3.7	_	
			-75	5.5	_	_	3.85	_	_	_	
			-50	5.5	_	_	_	_	3.85	_	
			0.05	1.5	_	0.1	_	0.1	_	0.1	
			0.05	3	_	0.1	_	0.1	_	0.1	
			0.05	4.5	_	0.1	_	0.1	_	0.1	
V_{OL}	Low-level output voltage	V_{IH} or V_{IL} (1), (2)	12	3	_	0.36	_	0.44	_	0.5	V
	voltage	, , ,	24	4.5	_	0.36	_	0.44	_	0.5	
			75	5.5	_	_	_	1.65	_	_	
			50	5.5	_	_	_	_	_	1.65	
I _I	Input leakage current	V _{CC} or GND		5.5	_	±0.1	_	±1	_	±1	μΑ
I _{OZ}	3-state leakage current	V_{IH} or V_{IL} $V_{O} = V_{CC}$ or GND		5.5	_	±0.5	_	±5	_	±10	μΑ
I _{CC}	Quiescent supply current, MSI	V _{CC} or GND	0	5.5	_	8	_	80	_	160	μΑ

⁽¹⁾ Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

4.6 Electrical Characteristics, ACT Series

PARAM	METER	TEST CON	IDITIONS				(T _A) -	,C			
		IESI COI	MULLIONS	V _{CC} (V)	+25		-40 to +	-85	-55 to +125		UNIT
		V _I (V)	I _O (mA)		MIN	MAX	MIN	MAX	MIN	MAX	
V _{IH}	High-level input voltage			4.5 to 5.5	2	_	2	_	2	_	V
V _{IL}	Low-level input voltage			4.5 to 5.5	_	0.8	_	0.8	_	0.8	V
			-0.05	4.5	4.4	_	4.4	_	4.4	_	
	High-level output	V _{IH} or V _{IL}	-24	4.5	3.94	_	3.8	_	3.7	_	V
V _{OH}	voltage	V _{IH} or V _{IL}	-75	5.5	_	_	3.85	_	_	_	V
			-50	5.5	_	_	_	_	3.85	_	
			0.05	4.5	_	0.1	_	0.1	_	0.1	
	Low-level output	V _{IH} or V _{IL}	24	4.5	_	0.36	_	0.44	_	0.5	V
V _{OL}	voltage	(1), (2)	75	5.5	_	_	_	1.65	_	_	V
			50	5.5	_	_	_	_	_	1.65	
I	Input leakage current	V _{CC} or GND		5.5	_	±0.1	_	±1	_	±1	μΑ
I _{OZ}	3-state leakage current	V_{IH} or V_{IL} $V_{O} = V_{CC}$ or GND		5.5	_	±0.5	_	±5	_	±10	μΑ
I _{CC}	Quiescent supply current, MSI	V _{CC} or GND	0	5.5	_	8	_	80	_	160	μΑ
	Additional quiescent supply current per input pin	V _{CC} -2.1		4.5 to 5.5	_	2.4	_	28	_	3	mA
۸۱	TTL inputs high			1.0 .0 0.0		'					
ΔI _{CC}	1 unit load										

⁽¹⁾ Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

Table 4-1. Act Input Loading Table

INPUT	UNIT L	-OAD ⁽²⁾
INFOI	540	541
DATA	1.42	0.5
OE1, OE2	1.3	1.3

⁽²⁾ Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.



4.7 Switching Characteristics, AC Series

 t_r , t_l = 3ns, C_L = 50pF (See Section 5)

			(T _A) - °C					
	PARAMETER		V _{CC} (V)	-40 to +	85	-55 to +1	25	UNIT
				MIN MAX		MIN	MAX	
Propaga	ation Delays:							
	Data to Output							
		AC540						
t_{PLH}			1.5	_	77	_	85	
t_{PHL}			3.3*	2.4	8.6	2.4	9.5	ns
			5†	1.8	6.2	1.7	6.8	
		AC541						
t _{PLH} t _{PHL}			1.5	_	89	_	98	
			3.3	2.8	9.9	2.7	10.9	ns
			5	2.1	7.1	2	7.8	
	Enable, to Output to Output		1.5	_	136	_	150	
t _{PZL} t _{PZH}			3.3	4.6	16.4	4.5	18	ns
			5	3.1	10.9	3	12	
	Disable to Output to Output		1.5	_	136	_	150	
t _{PLZ} t _{PHZ}			3.3	3.9	13.6	3.8	15	ns
PHZ			5	3.1	10.9	3	12	
0 t	Power Dissipation Capacitance	AC540	_	60 Typ		60 Typ		
C _{PD} ‡		AC541	_	60 Typ		60 Тур		pF
V _{OHV}	Min. (Valley) V _{OH}	During Switching of Other Outputs (Output Under Test Not Switching)	5	4 Typ. @ 25°C			V	
V _{OLP}	Max. (Peak) V _{OL}	During Switching of Other Outputs (Output Under Test Not Switching)	5		1 Typ. @) 25°C		V
C _I	Input Capacitance		_	_	10	_	10	pF
Co	3-State Output Capacitance		_	_	15	_	15	pF

4.8 Switching Characteristics, ACT Series


 t_r , t_l = 3ns, C_L = 50pF (See Section 5)

			(T _A)	- °C		
PARAMETER	V _{CC} (V)	-40 to	+85	-55 to =	=125	UNIT
		MIN	MAX	MIN	MAX	
Propagation Delays:						
Data to Output: ACT540	5 ⁽¹⁾	1.9	6.5	1.8	7.2	ns
ACT541	5 ⁽¹⁾	2.1	7.5	2.1	8.2	ns
Enable to Output	_	_	2.5	10.0	2.4	no
	5	5	3.5	12.2	3.4	ns
Disable to Output		2.5	12.2	2.4	12.4	ns
	5	3.5	12.2	3.4	13.4	IIS
Power Dissipation Capacitance						
ACT540/ ACT541						
	_	60 Ty	p.	60 Ty	/p.	pF
Min. (Valley) V _{OH}						
During Switching of Other Outputs (Output Under Test Not Switching)	5		4 Typ. (@ 25°C		V
Max. (Peak) V _{OL}						
During Switching of Other Outputs (Output Under Test Not Switching)	5		1 Typ. (@ 25°C		V
Input Capacitance	-	_	10	_	10	pF
3-State Output Capacitance	_	_	15	_	15	pF
	Propagation Delays: Data to Output: ACT540 ACT541 Enable to Output Disable to Output Power Dissipation Capacitance ACT540/ ACT541 Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching) Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching) Input Capacitance	Propagation Delays: Data to Output: ACT540 5(1) ACT541 5(1) Enable to Output 5 Disable to Output 5 Power Dissipation Capacitance ACT540/ ACT541 —— Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching) Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching) Input Capacitance ——	Propagation Delays: Data to Output: ACT540 5(1) 1.9 ACT541 5(1) 2.1 Enable to Output 5 5 Disable to Output 5 3.5 Power Dissipation Capacitance ACT540/ ACT541 ———60 Ty Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching) Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching) Input Capacitance ————	PARAMETER V _{CC} (V) -40 to +85 MiN MAX MAX	Propagation Delays: Data to Output: ACT540 5(1) 1.9 6.5 1.8 ACT541 5(1) 2.1 7.5 2.1 Enable to Output 5 5 3.5 12.2 Disable to Output 5 4 Typ. @ 25°C During Switching of Other Outputs (Output Under Test Not Switching) 5 1 Typ. @ 25°C Input Capacitance -	PARAMETER V _{CC} (V) -40 to +85 -55 to =125 MiN

^{(1) 5}V: min. is @5.5 V

⁽²⁾ C_{PD} is used to determine the dynamic power consumption, per channel.

5 Parameter Measurement Information



- V_{OHV} AND V_{OLP} ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST,
- INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS: PRR \leq 1 MHz, t_r = 3 ns, t_t = 3 ns, SKEW 1 ns.
- R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED. IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1 µF CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.
- D. 92CS-42406

Figure 5-1. Simultaneous Switching Transient Waveforms.




Figure 5-2. Three-state Propagation Delay Waveforms and Test Circuit.




Figure 5-3. Propagation Delay Times and Test Circuit.

	CD54/74AC	CD54/74ACT
Input Level	V _{CC}	3 V
input Switching Voltage, V _S	0.5 V _{CC}	1.5 V
Output Switching Voltage, V _S	0.5 V _{CC}	0.5 V _{CC}




6.1 Overview

The CD74AC540, -541, and CD74ACT540, -541 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Industrial (-40 to +85°C) and Extended Industrial/Military (-55 to +125°C).

The CD54AC540, -541, and CD54ACT540, -541, available in chip form (H suffix), are operable over the −55 to +125°C temperature range.

6.2 Functional Block Diagram



6.3 Device Functional Modes

Table 6-1. Truth Table

CD54/74AC/ACT540								
INPUTS		OUTPUTS						
OE1,OE1	Α	Y						
L	L	Н						
L	Н	L						
Н	Х	Z						

Table 6-2. Truth Table

CD54/74AC/ACT541								
INPUTS	OUTPUTS							
OE1,OE2	Α	Υ						
L	L	L						
L	Н	н						
Н	Х	Z						

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 4.3.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends 0.1 μ F and if there are multiple V_{CC} terminals, then TI recommends .01 μ F or .022 μ F for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CD74AC540	Click here	Click here	Click here	Click here	Click here
CD54AC541	Click here	Click here	Click here	Click here	Click here
CD74AC541	Click here	Click here	Click here	Click here	Click here
CD54ACT540	Click here	Click here	Click here	Click here	Click here
CD74ACT540	Click here	Click here	Click here	Click here	Click here
CD54ACT541	Click here	Click here	Click here	Click here	Click here
CD74ACT541	Click here	Click here	Click here	Click here	Click here

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (December 1998) to Revision B (May 2024)

Page

- Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Application and Implementation section, Device and Documentation Support section, and

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

8-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CD54AC541F3A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54AC541F3A
CD54AC541F3A.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54AC541F3A
CD54ACT540F3A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54ACT540F3A
CD54ACT540F3A.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54ACT540F3A
CD54ACT541F3A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54ACT541F3A
CD54ACT541F3A.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54ACT541F3A
CD74AC540M	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-55 to 125	AC540M
CD74AC540M96	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	AC540M
CD74AC540M96.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC540M
CD74AC541E	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74AC541E
CD74AC541E.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74AC541E
CD74AC541EE4	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74AC541E
CD74AC541M96	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	(AC541, AC541M)
CD74AC541M96.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	(AC541, AC541M)
CD74AC541M96E4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	(AC541, AC541M)
CD74AC541SM96	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC541SM
CD74AC541SM96.A	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC541SM
CD74ACT540E	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT540E
CD74ACT540E.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT540E
CD74ACT540M	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-55 to 125	ACT540M
CD74ACT540M96	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT540M
CD74ACT540M96.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT540M
CD74ACT541E	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT541E
CD74ACT541E.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT541E
CD74ACT541EE4	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT541E
CD74ACT541M96	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT541M
CD74ACT541M96.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT541M
CD74ACT541M96E4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT541M
CD74ACT541M96G4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT541M

9 Nov 2025

www.ti.com

www.u.com	0-1107-2023

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CD74ACT541SM96	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT541SM
CD74ACT541SM96.A	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT541SM

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC541, CD54ACT540, CD54ACT541, CD74AC541, CD74ACT540, CD74ACT541:

- Catalog: CD74AC541, CD74ACT540, CD74ACT541
- Military: CD54AC541, CD54ACT540, CD54ACT541



PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2025


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





Γ	A0	Dimension designed to accommodate the component width
	В0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC540M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74AC541M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74AC541M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74AC541SM96	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
CD74ACT540M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74ACT540M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74ACT541M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74ACT541M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74ACT541SM96	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1



www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC540M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74AC541M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74AC541M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74AC541SM96	SSOP	DB	20	2000	353.0	353.0	32.0
CD74ACT540M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74ACT540M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74ACT541M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74ACT541M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74ACT541SM96	SSOP	DB	20	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74AC541E	N	PDIP	20	20	506	13.97	11230	4.32
CD74AC541E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74AC541EE4	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT540E	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT540E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT541E	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT541E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT541EE4	N	PDIP	20	20	506	13.97	11230	4.32



SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025