www.ti.com

## DS90C031B LVDS Quad CMOS Differential Line Driver

Check for Samples: DS90C031B

### **FEATURES**

- >155.5 Mbps (77.7 MHz) switching rates
- High impedance LVDS outputs with power-off
- ±350 mV differential signaling
- Ultra low power dissipation
- 400 ps maximum differential skew (5V, 25°C)
- 3.5 ns maximum propagation delay
- Industrial operating temperature range
- Pin compatible with DS26C31, MB571 (PECL) and 41LG (PECL)
- Conforms to ANSI/TIA/EIA-644 LVDS standard
- Offered in narrow body SOIC package
- Fail-safe logic for floating inputs

### **Connection Diagram**




Figure 1. Dual-In-Line See Package Number D (R-PDSO-G16)

### DESCRIPTION


The DS90C031B is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates. The device supports data rates in excess of 155.5 Mbps (77.7 MHz) and uses Low Voltage Differential Signaling (LVDS) technology.

The DS90C031B accepts TTL/CMOS input levels and translates them to low voltage (350 mV) differential output signals. In addition the driver supports a TRI-STATE function that may be used to disable the output stage, disabling the load current, and thus dropping the device to an ultra low idle power state of 11 mW typical.

In addition, the DS90C031B provides power-off high impedance LVDS outputs. This feature assures minimal loading effect on the LVDS bus lines when  $V_{\rm CC}$  is not present.

The DS90C031B and companion line receiver (DS90C032B) provide a new alternative to high power pseudo-ECL devices for high speed point-to-point interface applications.

### **Functional Diagram**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



### **Driver Truth Table**

Ena	bles	Input	Out	puts
EN	EN*	D <sub>IN</sub>	D <sub>OUT+</sub>	D <sub>OUT</sub> -
L	Н	Х	Z	Z
All other combina	ations of ENABLE	L	L	Н
inp	uts	Н	Н	L



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings (1)

-0.3V to +6V
-0.3V to (V <sub>CC</sub> + 0.3V)
$-0.3V$ to $(V_{CC} + 0.3V)$
-0.3V to +5.8V
Continuous
1068 mW
8.5 mW/°C above +25°C
−65°C to +150°C
+260°C
+150°C
≥ 2kV
≥ 250V

<sup>(1) &</sup>quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

### **Recommended Operating Conditions**

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	+4.5	+5.0	+5.5	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C



### **Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified. (1) (2)

Symbol	Parameter	Test Conditions	Pin	Min	Тур	Max	Units
V <sub>OD1</sub>	Differential Output Voltage	$R_L = 100\Omega$ (Figure 2)	D <sub>OUT</sub> -,	250	345	450	mV
$\Delta V_{OD1}$	Change in Magnitude of V <sub>OD1</sub> for Complementary Output States		D <sub>OUT+</sub>		4	35	mV
Vos	Offset Voltage			1.10	1.25	1.35	V
ΔV <sub>OS</sub>	Change in Magnitude of V <sub>OS</sub> for Complementary Output States				5	25	mV
V <sub>OH</sub>	Output Voltage High	$R_L = 100\Omega$			1.41	1.60	V
V <sub>OL</sub>	Output Voltage Low			0.90	1.07		V
V <sub>IH</sub>	Input Voltage High		D <sub>IN</sub> ,	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Voltage Low		EN, EN*	GND		0.8	V
I	Input Current	V <sub>IN</sub> = V <sub>CC</sub> , GND, 2.5V or 0.4V	LIN	-10	±1	+10	μA
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = −18 mA		-1.5	-0.8		V
Ios	Output Short Circuit Current	$V_{OUT} = 0V^{(3)}$	D <sub>OUT</sub> -,		-3.5	-5.0	mA
l <sub>OZ</sub>	Output TRI-STATE Current	$EN = 0.8V$ and $EN^* = 2.0V$ , $V_{OUT} = 0V$ or $V_{CC}$	D <sub>OUT+</sub>	-10	±1	+10	μA
I <sub>OFF</sub>	Power - Off Leakage	$V_O = 0V$ or 2.4V, $V_{CC} = 0V$ or Open		-10	±1	+10	μΑ
I <sub>CC</sub>	No Load Supply Current Drivers	D <sub>IN</sub> = V <sub>CC</sub> or GND	V <sub>CC</sub>		1.7	3.0	mA
	Enabled	D <sub>IN</sub> = 2.5V or 0.4V			4.0	6.5	mA
I <sub>CCL</sub>	Loaded Supply Current Drivers Enabled	$R_L = 100\Omega$ (all channels), $V_{IN} = V_{CC}$ or GND (all inputs)			15.4	21.0	mA
I <sub>CCZ</sub>	No Load Supply Current Drivers Disabled	$D_{IN} = V_{CC}$ or GND, EN = GND, EN* = $V_{CC}$			2.2	4.0	mA

Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except: V<sub>OD1</sub> and ΔV<sub>OD1</sub>.
 All typicals are given for: V<sub>CC</sub> = +5.0V, T<sub>A</sub> = +25°C.
 Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only.



### **Switching Characteristics**

 $V_{CC} = +5.0V, T_A = +25^{\circ}C^{(1)(2)(3)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_L = 100\Omega, C_L = 5 pF$	1.0	2.0	3.0	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	(Figure 3 and Figure 4)	1.0	2.1	3.0	ns
t <sub>SKD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>		0	80	400	ps
t <sub>SK1</sub>	Channel-to-Channel Skew (4)		0	300	600	ps
t <sub>TLH</sub>	Rise Time			0.35	1.5	ns
t <sub>THL</sub>	Fall Time			0.35	1.5	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 100\Omega, C_L = 5 pF$		2.5	10	ns
t <sub>PLZ</sub>	Disable Time Low to Z	(Figure 5 and Figure 6)		2.5	10	ns
t <sub>PZH</sub>	Enable Time Z to High			2.5	10	ns
t <sub>PZL</sub>	Enable Time Z to Low			2.5	10	ns

- (1) All typicals are given for:  $V_{CC} = +5.0V$ ,  $T_A = +25^{\circ}C$ . (2) Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_O = 50\Omega$ ,  $t_f \le 6$  ns, and  $t_f \le 6$  ns.
- C<sub>L</sub> includes probe and jig capacitance.
- Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs.

### **Switching Characteristics**

 $V_{CC} = +5.0V \pm 10\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  (1) (2) (3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_L = 100\Omega, C_L = 5 pF$	0.5	2.0	3.5	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	(Figure 3 and Figure 4)	0.5	2.1	3.5	ns
t <sub>SKD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>		0	80	900	ps
t <sub>SK1</sub>	Channel-to-Channel Skew (4)		0	0.3	1.0	ns
t <sub>SK2</sub>	Chip to Chip Skew (5)				3.0	ns
t <sub>TLH</sub>	Rise Time			0.35	2.0	ns
t <sub>THL</sub>	Fall Time			0.35	2.0	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 100\Omega, C_L = 5 pF$		2.5	15	ns
t <sub>PLZ</sub>	Disable Time Low to Z	(Figure 5 and Figure 6)		2.5	15	ns
t <sub>PZH</sub>	Enable Time Z to High			2.5	15	ns
t <sub>PZL</sub>	Enable Time Z to Low			2.5	15	ns

- (1) All typicals are given for:  $V_{CC} = +5.0V$ ,  $T_A = +25$ °C.
- (2) Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_0 = 50\Omega$ ,  $t_f \le 6$  ns, and  $t_f \le 6$  ns.
- C<sub>L</sub> includes probe and jig capacitance. (3)
- Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs.
- Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.



### PARAMETER MEASUREMENT INFORMATION




Figure 2. Driver  $V_{\text{OD}}$  and  $V_{\text{OS}}$  Test Circuit




Figure 3. Driver Propagation Delay and Transition Time Test Circuit




Figure 4. Driver Propagation Delay and Transition Time Waveforms




Figure 5. Driver TRI-STATE Delay Test Circuit

Copyright © 1999–2013, Texas Instruments Incorporated



### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 6. Driver TRI-STATE Delay Waveform

## **Typical Application**




Figure 7. Point-to-Point Application



#### **APPLICATIONS INFORMATION**

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 7. This configuration provides a clean signaling environment for the quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic impedance of the media is in the range of  $100\Omega$ . A termination resistor of  $100\Omega$  should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90C031B differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The typical output current is a mere 3.4 mA with a minimum of 2.5 mA, and a maximum of 4.5 mA. The current mode requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 7. AC or unterminated configurations are not allowed. The 3.4 mA loop current will develop a differential voltage of 340 mV across the  $100\Omega$  termination resistor which the receiver detects with a 240 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (340 mV – 100 mV = 240 mV). The signal is centered around +1.2V (Driver Offset,  $V_{OS}$ ) with respect to ground as shown in Figure 8. Note that the steady-state voltage ( $V_{SS}$ ) peak-to-peak swing is twice the differential voltage ( $V_{OD}$ ) and is typically 680 mV.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz–50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static  $I_{CC}$  requirements of the ECL/PECL designs. LVDS requires > 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

The fail-safe circuitry guarantees that the outputs are enabled and at a logic "0" (the true output is low and the complement output is high) when the inputs are floating.

The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required.

The footprint of the DS90C031B is the same as the industry standard 26LS31 Quad Differential (RS-422) Driver.

The DS90C031B is electrically similar to the DS90C031, but differs by supporting high impedance LVDS outputs under power-off condition. This allows for multiple or redundant drivers to be used in certain applications. The DS90C031B is offered in a space saving narrow SOIC (150 mil.) package.

For additional LVDS application information, see TI's LVDS Owner's Manual available through TI's website http://www.ti.com/lsds/ti/analog/interface.page.







Figure 8. Driver Output Levels

### **Pin Descriptions**

Pin No.	Name	Description
1, 7, 9, 15	D <sub>IN</sub>	Driver input pin, TTL/CMOS compatible
2, 6, 10, 14	D <sub>OUT+</sub>	Non-inverting driver output pin, LVDS levels
3, 5, 11, 13	D <sub>OUT</sub> -	Inverting driver output pin, LVDS levels
4	EN	Active high enable pin, OR-ed with EN*
12	EN*	Active low enable pin, OR-ed with EN
16	V <sub>CC</sub>	Power supply pin, +5V ± 10%
8	GND	Ground pin



#### TYPICAL PERFORMANCE CHARACTERISTICS










Figure 11.
















### TYPICAL PERFORMANCE CHARACTERISTICS (continued)


















### TYPICAL PERFORMANCE CHARACTERISTICS (continued)











Figure 25.










### TYPICAL PERFORMANCE CHARACTERISTICS (continued)

## Differential Propagation Delay vs Ambient Temperature



# Differential Skew vs Power Supply Voltage




Figure 28.

## Differential Skew vs Ambient Temperature





Figure 29.

## Differential Transition Time vs Power Supply Voltage



### **Differential Transition Time**




Figure 31.





### **REVISION HISTORY**

Cł	nanges from Revision A (March 2013) to Revision B	age
•	Changed layout of National Data Sheet to TI format	. 12

1-Nov-2025

www.ti.com

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	( )	.,			(-7	(4)	(5)		(-,
DS90C031BTM/NOPB	Active	Production	SOIC (D)   16	48   TUBE	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 85	DS90C031BTM
DS90C031BTM/NOPB.A	Active	Production	SOIC (D)   16	48   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS90C031BTM
DS90C031BTMX/NOPB	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS90C031BTM
DS90C031BTMX/NOPB.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS90C031BTM
DS90C031BTMX/NOPB.B	Active	Production	SOIC (D)   16	2500   LARGE T&R	-	Call TI	Call TI	-40 to 85	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Oct-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90C031BTMX/NOPB	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Oct-2025



### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	DS90C031BTMX/NOPB	SOIC	D	16	2500	367.0	367.0	35.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Oct-2025

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DS90C031BTM/NOPB	D	SOIC	16	48	495	8	4064	3.05
DS90C031BTM/NOPB.A	D	SOIC	16	48	495	8	4064	3.05

## D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025