

# ESDS30x Data-Line Surge and ESD Protection Devices for High Speed Interfaces

## 1 Features

- IEC 61000-4-2 level 4 ESD protection:
  - ±30kV contact discharge
  - ±30kV air gap discharge
- IEC 61000-4-4 EFT protection:
  - 80 A (5/50ns)
- IEC 61000-4-5 surge protection:
  - 12A (8/20μs)
  - Low surge clamping voltage 6V at 12A Ipp
- IO capacitance:
  - 2.3pF (typical)
- DC breakdown voltage: 4.5V (minimum)
- Ultra low leakage current: 3nA (typical)
- Supports high speed interfaces up to 1 Gbps
- Industrial temperature range: –40°C to +125°C
- Easy flow-through routing package (ESDS302)

## 2 Applications

- End equipment:
  - Ethernet switches
  - Access points
  - Gateways
  - Printers
  - DVR and NVR
- Interfaces:
  - Ethernet 10/100/1000 Mbps
  - USB 2.0
  - GPIO

## 3 Description

The ESDS302, ESDS304 devices are uni-directional TVS ESD protection diode array in two and four channel configurations respectively, for Ethernet and USB surge protection up to 12A (8/20μs). The ESDS302, ESDS304 devices are rated to dissipate ESD strikes up to 30kV per the IEC 61000-4-2 international standard (> Level 4).


The devices features a 2.3pF IO capacitance per channel making it an excellent choice for protecting high-speed interfaces such as Ethernet™ 1G and USB 2.0. The low dynamic resistance and low clamping voltage provides system level protection against transient events.

The ESDS302, ESDS304 devices are offered in the industry standard 5-pin SOT23 packages.

### Device Information

PART NUMBER <sup>(1)</sup>	CHANNEL COUNT	PACKAGE
ESDS302	2	DBV (SOT23, 5); 2 NC pins
ESDS304	4	DBV (SOT23, 5)

(1) For more information, see [Section 10](#)




**Typical Application Schematic**




## Table of Contents

<b>1 Features</b> .....	<b>1</b>	6.4 Device Functional Modes.....	<b>8</b>
<b>2 Applications</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>9</b>
<b>3 Description</b> .....	<b>1</b>	7.1 Application Information.....	<b>9</b>
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.2 Typical Application.....	<b>9</b>
<b>5 Specifications</b> .....	<b>4</b>	7.3 Power Supply Recommendations.....	<b>10</b>
5.1 Absolute Maximum Ratings.....	<b>4</b>	7.4 Layout.....	<b>10</b>
5.2 ESD Ratings - JEDEC Specifications.....	<b>4</b>	<b>8 Device and Documentation Support</b> .....	<b>12</b>
5.3 ESD Ratings - IEC Specifications.....	<b>4</b>	8.1 Receiving Notification of Documentation Updates....	<b>12</b>
5.4 Recommended Operating Conditions.....	<b>4</b>	8.2 Support Resources.....	<b>12</b>
5.5 Thermal Information.....	<b>4</b>	8.3 Trademarks.....	<b>12</b>
5.6 Electrical Characteristics.....	<b>5</b>	8.4 Electrostatic Discharge Caution.....	<b>12</b>
5.7 Typical Characteristics.....	<b>6</b>	8.5 Glossary.....	<b>12</b>
<b>6 Detailed Description</b> .....	<b>8</b>	<b>9 Revision History</b> .....	<b>12</b>
6.1 Overview.....	<b>8</b>	<b>10 Mechanical, Packaging, and Orderable</b>	
6.2 Functional Block Diagram.....	<b>8</b>	<b>Information</b> .....	<b>12</b>
6.3 Feature Description.....	<b>8</b>		

## 4 Pin Configuration and Functions



**Figure 4-1. ESDS302 DBV Package, 5-Pin SOT23 (Top View)**



**Figure 4-2. ESDS304 DBV Package, 5-Pin SOT23 (Top View)**

**Table 4-1. Pin Functions for ESDS302**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
I/O1	4	I/O	Surge/ESD protected channels. Connect to the lines being protected.
I/O2	5		
GND	2	GND	Ground. Connect to ground
NC	1	NC	Not connected; Used for optional straight-through routing. Can be left floating or grounded
NC	3		

(1) I = input, O = output GND = ground

**Table 4-2. Pin Functions for ESDS304**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
I/O1	1	I/O	Surge/ESD protected channels. Connect to the lines being protected.
I/O2	3		
I/O3	4		
I/O4	5		
GND	2	GND	Ground. Connect to ground

(1) I = input, O = output GND = ground

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
IEC 61000-4-4 Electrical Fast Transient	Peak Power at 25 °C		80	A
IEC 61000-4-5 Surge ( $t_p$ 8/20 $\mu$ s)	Peak Power at 25 °C		85	W
	Peak Current at 25 °C		12	A
$T_A$	Operating free-air temperature	–40	125	°C
$T_{stg}$	Storage temperature	–65	155	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings - JEDEC Specifications

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2500	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 ESD Ratings - IEC Specifications

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, all pins	±30000	V
		IEC 61000-4-2 Air Discharge, all pins	±30000	

### 5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	0		3.6	V
$T_A$	Operating Free Air Temperature	–40		125	°C

### 5.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>		ESDS302	ESDS304	UNIT
		DBV (SOT-23)	DBV (SOT-23)	
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	176.2	133.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	125.7	85.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	88.4	49.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	71.4	30.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	88.2	49.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.6 Electrical Characteristics


At TA = 25°C unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> < 500nA, across operating temperature range			3.6	V
I <sub>LEAKAGE</sub>	Leakage current at 3.6V	V <sub>IO</sub> = 3.6V, Any IO pin to GND		3	50	nA
V <sub>BRF</sub>	Breakdown voltage, Any IO pin to GND <sup>(1)</sup>	I <sub>IO</sub> = 1mA	4.5		7.5	V
V <sub>FWD</sub>	Diode forward voltage, GND to IO pin	I <sub>IO</sub> = 1mA		0.8		V
V <sub>HOLD</sub>	Holding voltage, Any IO pin to GND <sup>(2)</sup>	I <sub>IO</sub> = 1mA		5		V
V <sub>CLAMP</sub>	Surge Clamping voltage, t <sub>p</sub> = 8/20μs	I <sub>PP</sub> = 1 A, Any IO pin to GND		5.1		V
		I <sub>PP</sub> = 12A, Any IO pin to GND		6		V
		I <sub>PP</sub> = 1 A, GND to any IO pin		1.2		V
		I <sub>PP</sub> = 12A, GND to any IO pin		3		V
	TLP Clamping Voltage, t <sub>p</sub> = 100ns	I <sub>PP</sub> = 16A, any IO to GND pin		5.8		V
		I <sub>PP</sub> = 16A, GND to any IO pin		3.1		V
C <sub>LINE</sub>	Line capacitance, any IO to GND	V <sub>IO</sub> = 0V, V <sub>p-p</sub> = 30mV, f = 1MHz		2.3	2.8	pF
ΔC <sub>LINE</sub>	Variation of line capacitance	C <sub>LINE1</sub> - C <sub>LINE2</sub> , V <sub>IO</sub> = 0V, V <sub>p-p</sub> = 30mV, f = 1MHz		0.05	0.1	pF
C <sub>CROSS</sub>	Line-to-line capacitance	V <sub>IO</sub> = 0V, V <sub>rms</sub> = 30mV, f = 1MHz		1.25	1.5	pF

(1) V<sub>BRF</sub> is defined as the max voltage obtained at 1mA when sweeping the voltage up, before the device latches into the snapback state


(2) V<sub>HOLD</sub> is defined as the voltage when 1mA is applied, after the device has successfully latched into the snapback state.

## 5.7 Typical Characteristics




D001\_Vclamp\_Pos.grf

**Figure 5-1. Surge Clamping Voltage vs. Peak Pulse Current (IEC 61000-4-5,  $t_p = 8/20\mu s$ ), Any IO Pin to GND**




D002\_Vclamp\_Neg.grf

**Figure 5-2. Surge Clamping Voltage vs. Peak Pulse Current (IEC 61000-4-5,  $t_p = 8/20\mu s$ ), GND to IO Pin**




D003\_Surge\_IV.grf

**Figure 5-3. Surge Current, Clamping Voltage and Power Waveform (IEC-61000-4-5,  $t_p = 8/20\mu s$ ), Any IO Pin to GND**




D004\_DC\_Plot.grf

**Figure 5-4. DC I-V Curve**



D005\_TLP\_Pos.grf


**Figure 5-5. TLP I-V Curve, IO to GND,  $t_p = 100ns$**




D006\_TLP\_Neg.grf

**Figure 5-6. TLP I-V Curve, IO to GND Negative,  $t_p = 100ns$**


## 5.7 Typical Characteristics (continued)




**Figure 5-7. +8kV IEC 61000-4-2 Clamping Voltage Waveform, IO Pin to GND**




**Figure 5-8. -8kV IEC 61000-4-2 Clamping Voltage Waveform, IO Pin to GND**




**Figure 5-9. DC Leakage Current vs. Ambient Temperature, Bias Voltage = 3.6V**



**Figure 5-10. Capacitance vs. Bias Voltage at 25°C**



**Figure 5-11. Surge Power Derating with Respect to Ambient Temperature**




**Figure 5-12. Differential Insertion Loss vs. Frequency**

## 6 Detailed Description

### 6.1 Overview

The ESDS304, ESDS302 devices are uni-directional ESD Protection Diode with ultra-low capacitance. This device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 International Standard. The ultra-low capacitance makes this device an excellent choice for protecting any super high-speed signal pins.

### 6.2 Functional Block Diagram



### 6.3 Feature Description

The I/O pins of ESDS304 and ESDS302 can withstand surge events (IEC 61000-4-5, 8/20 $\mu$ s waveform) up to 12A and 85 W. These devices also provide ESD protection up to  $\pm 30$ kV contact and  $\pm 30$ kV air gap per IEC 61000-4-2 standard. The I/O pins can withstand an electrical fast transient burst of up to 80 A (IEC 61000-4-4 5/50ns waveform, 4kV with 50 $\Omega$  impedance). The capacitance between each I/O pin to ground is 2.3pF (typical) and 2.8pF (maximum). This device supports data rates up to 1-Gbps. The reverse DC breakdown voltage of each I/O pin is a minimum of 4.5V. This design protects sensitive equipment from surges above the reverse standoff voltage of 3.6V. The I/O pins feature an ultra-low leakage current of 50nA (maximum) with a bias of 3.6V. This device features an industrial operating range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### 6.4 Device Functional Modes

The ESDS304, ESDS302 devices are a passive integrated circuit that triggers when voltages are above  $V_{BRF}$  or below 0.7V. During ESD events, voltages as high as  $\pm 30$ kV (air) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of ESDS304, ESDS302 (usually within a few nano-seconds) the devices reverts to passive.



## 7 Application and Implementation


### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

The ESDS304, ESDS302 devices are diode type TVS which is used to provide a path to ground for dissipating ESD events on high-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{DYN}$  of the triggered TVS holds this voltage,  $V_{CLAMP}$ , to a safe level for the protected IC.

### 7.2 Typical Application



**Figure 7-1. ESDS304 Protecting the Ethernet 1G Interface**

#### 7.2.1 Design Requirements

A typical operation for the ESDS304 would be protecting a high speed dataline similar to one shown in [Figure 7-1](#). In this example, the ESDS304 is protecting an Ethernet PHY's data lines that has a nominal operating voltage of 3.6V. Many of the Ethernet interfaces that connect to long cables require protection against  $\pm 1\text{kV}$  surge test through a  $42\Omega$  coupling resistor and a  $0.5\mu\text{F}$  capacitor, equaling roughly 24 A of surge current. Without any input protection, if a surge event is caused by lightning, coupling, ringing, or any other fault condition, this input voltage will rise to hundreds of volts for multiple microseconds, harming the device. For Ethernet 1000Base-T (1Gbps), application design parameters listed in [Table 7-1](#) are known.

**Table 7-1. Design Parameters**

DESIGN PARAMETER	VALUE
Single ended signal voltage range on differential data line pairs	0 to 3.6V
Operating Frequency	125MHz

## 7.2.2 Detailed Design Procedure


### 7.2.2.1 Signal Range

The ESDS304 has 4 identical surge protection channels with each channel supporting a signal range of 0 to 3.6V. The device will work well with any Ethernet PHY that drives the single ended voltage on the data line up to a 3.6V.

### 7.2.2.2 Operating Frequency

The ESDS304 has a capacitance of 2.3pF (typical) and can support the 125MHz operation of Ethernet 1000Base-T application

## 7.2.3 Application Curves



**Figure 7-2. Differential Insertion Loss vs. Frequency**

## 7.3 Power Supply Recommendations


The ESDS304, ESDS302 devices are passive ESD devices and there is no need to power them. Take care to not violate the recommended I/O specification (0V to 3.6V) so that the device functions properly.

## 7.4 Layout

### 7.4.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

## 7.4.2 Layout Examples



**Figure 7-3. Layout Example for the 4-channel Device, ESDS304**

## 8 Device and Documentation Support

### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.2 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 8.3 Trademarks

Ethernet™ is a trademark of Xerox Corporation.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2018) to Revision B (January 2024)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Updated the format of the <i>Device Information</i> table to channel count.....	1
• Updated the table notes in the <i>ESD Ratings - JEDEC Specifications</i> .....	4

Changes from Revision * (May 2018) to Revision A (September 2018)	Page
• Changed data sheet status from Product Preview to Production Data.....	1
• Changed ESDS03802 and ESDS03804 part numbers to ESDS302 and ESDS304 .....	1

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">ESDS302DBVR</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1R5B
<a href="#">ESDS304DBVR</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1R3B

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESDS302DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
ESDS304DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ESDS302DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
ESDS304DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0

**DBV0005A****PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.



# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025