

# ISOUSB211-Q1 High/Full/Low Speed Isolated USB Repeater

## 1 Features

- Compliant to USB 2.0
- Supports low speed (1.5 Mbps), full speed (12 Mbps) and high speed (480 Mbps) signaling
- Does not need external crystal or clock input
- Automatic speed and connection detection
- Supports L1 (sleep) and L2 (suspend) low-power states
- Programmable equalization to compensate board trace loss in high speed mode
- CDP advertising on downstream side
- Supply OK indication on opposite side
- Supports automatic role reversal for USB On-The-Go (OTG) and Type-C® Dual Role Port (DRP) designs
- High CMTI: 100 kV/μs
- ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier
- V<sub>BUS</sub> voltage range: 4.25 V to 5.5 V
  - 3.3 V and 1.8 V internal LDOs
- Meets CISPR32 class B emissions limits
- Ambient temperature range: -40°C to +125°C
- Small footprint 28-SSOP package
- Safety-related certifications:
  - 7071-V<sub>PK</sub> V<sub>IOTM</sub> and 2121-V<sub>PK</sub> V<sub>IORM</sub> (Reinforced) per DIN EN IEC 60747-17 (VDE 0884-17)
  - 5000-V<sub>RMS</sub> isolation for 1 minute per UL 1577
  - IEC 62368-1, IEC 60601-1 and IEC 61010-1 certifications
  - CQC, TUV and CSA certifications

## 2 Applications

- USB Hub, Host, Peripheral and Cable Isolation
- Medical
- Factory automation
- Motor drives
- Grid infrastructure
- Power delivery
- USB Audio

### Reinforced Isolation Option

FEATURE	ISOUSB211-Q1
Protection Level	Reinforced
Surge Isolation Voltage	12800 V <sub>PK</sub>
Isolation Rating	5000 V <sub>RMS</sub>
Isolation Working Voltage	1500 V <sub>RMS</sub> / 2121 V <sub>PK</sub>


## 3 Description

ISOUSB211-Q1 is a galvanically-isolated USB 2.0 compliant repeater supporting low speed (1.5 Mbps), full speed (12 Mbps) and high speed (480 Mbps) signaling rates. The device supports automatic connect and speed detection, reflection of pull-ups/pull-downs, and link power management allowing drop-in USB hub, host, peripheral and cable isolation. The device also supports automatic role reversal - if after disconnect, a new connect is detected on the Upstream facing port, then the Upstream and Downstream port definitions are reversed. This feature enables the device to support USB On-The-Go (OTG) and Type-C Dual Role Port (DRP) implementations. The ISOUSB211-Q1 has inbuilt programmable equalization to cancel signal loss caused by board traces, which helps in meeting USB2.0 high-speed TX and RX eye-diagram templates. This device uses a silicon dioxide (SiO<sub>2</sub>) insulation barrier with a withstand voltage of up to 5000 V<sub>RMS</sub> and a working voltage of 1500 V<sub>RMS</sub>. Used in conjunction with isolated power supplies, the device protects against high voltage, and prevents noise currents from the bus from entering the local ground. The ISOUSB211-Q1 device is available for reinforced isolation. It supports a wide ambient temperature range of -40°C to +125°C. The device is available in the small foot-print SSOP-28 (28-DP) package.

### Device Information

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)
ISOUSB211-Q1	SSOP (28) DP	10.30 mm × 7.50 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.




Application Diagram

## Table of Contents

<b>1 Features</b> .....	1	7.2 Functional Block Diagram.....	19
<b>2 Applications</b> .....	1	7.3 Feature Description.....	20
<b>3 Description</b> .....	1	7.4 Device Functional Modes.....	23
<b>4 Pin Configuration and Functions</b> .....	3	<b>8 Application and Implementation</b> .....	24
<b>5 Specifications</b> .....	5	8.1 Typical Application.....	24
5.1 Absolute Maximum Ratings.....	5	8.2 Meeting USB2.0 HS Eye-Diagram Specifications.....	28
5.2 ESD Ratings.....	5	8.3 Thermal Considerations.....	29
5.3 Recommended Operating Conditions.....	5	8.4 Power Supply Recommendations.....	32
5.4 Thermal Information.....	6	8.5 Layout.....	32
5.5 Power Ratings.....	6	<b>9 Device and Documentation Support</b> .....	35
5.6 Insulation Specifications.....	7	9.1 Documentation Support.....	35
5.7 Safety-Related Certifications.....	8	9.2 Receiving Notification of Documentation Updates... 35	
5.8 Safety Limiting Values.....	8	9.3 Support Resources.....	35
5.9 Electrical Characteristics.....	9	9.4 Trademarks.....	35
5.10 Switching Characteristics.....	13	9.5 Electrostatic Discharge Caution.....	35
5.11 Insulation Characteristics Curves.....	15	9.6 Glossary.....	35
5.12 Typical Characteristics.....	16	<b>10 Revision History</b> .....	35
<b>6 Parameter Measurement Information</b> .....	17	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	35
6.1 Test Circuits.....	17	11.1 Tape and Reel Information.....	39
<b>7 Detailed Description</b> .....	19		
7.1 Overview.....	19		

## 4 Pin Configuration and Functions



**Figure 4-1. DP Package 28-Pin SSOP Top View**

**Table 4-1. Pin Functions—28 Pins**

PIN		I/O	DESCRIPTION
NO.	NAME		
1	V <sub>BUS1</sub>	—	Input Power Supply for Side 1. If a 4.25 V to 5.5 V (example USB power bus) supply is available connect it to V <sub>BUS1</sub> . In this case an internal LDO generates V <sub>3P3V1</sub> . Else, connect V <sub>BUS1</sub> and V <sub>3P3V1</sub> to an external 3.3 V power supply.
2	V <sub>3P3V1</sub>	—	Power Supply for Side 1. If a 4.25 V to 5.5 V supply is connected to V <sub>BUS1</sub> connect a bypass capacitor between V <sub>3P3V1</sub> and GND1. In this case an internal LDO generates V <sub>3P3V1</sub> . Else, connect V <sub>BUS1</sub> and V <sub>3P3V1</sub> to an external 3.3 V power supply.
3	GND1	—	Ground 1. Ground reference for Isolator Side 1.
4	V <sub>1P8V1</sub>	—	Power Supply for Side 1. If a 2.4 V to 5.5 V supply is connected to V <sub>CC1</sub> connect a bypass capacitor between V <sub>1P8V1</sub> and GND1. In this case an internal LDO generates V <sub>1P8V1</sub> . Else, connect V <sub>CC1</sub> and V <sub>1P8V1</sub> to an external 1.8 V power supply.
5	V <sub>CC1</sub>	—	Input Power Supply for Side 1. If a 2.4 V to 5.5 V (example USB power bus, or a DC-DC supply derived from USB power bus) supply is available connect it to V <sub>CC1</sub> . In this case an internal LDO generates V <sub>1P8V1</sub> . Else, connect V <sub>CC1</sub> and V <sub>1P8V1</sub> to an external 1.8 V power supply.
6	V2OK	O	High level on this pin indicates that side 2 is powered up.
7	UD-	I/O	Upstream facing port D-.
8	UD+	I/O	Upstream facing port D+.
9	EQ10	I	Equalization setting for Side 1, LSB. Logic Input.
10	EQ11	I	Equalization setting for Side 1, MSB. Logic Input.
11	V <sub>1P8V1</sub>	—	Connect pin 11 to pin 4, with local bypass capacitors near pin 11.
12	GND1	—	Ground 1. Ground reference for Isolator Side 1.
13	CDPENZ1	I	Active low singal. Enables CDP advertising on UD+/UD- pins.
14	NC	—	Leave floating or connect to V <sub>3P3V1</sub> .

**Table 4-1. Pin Functions—28 Pins (continued)**

PIN		I/O	DESCRIPTION
NO.	NAME		
15	NC	—	Leave floating or connect to V <sub>3P3V2</sub> .
16	CDPENZ2	I	Active low singal. Enables CDP advertising on DD+/DD- pins.
17	GND2	—	Ground 2. Ground reference for Isolator Side 2.
18	V <sub>1P8V2</sub>	—	Connect pin 18 to pin 25, with local bypass capacitors near pin 18.
19	EQ21	I	Equalization setting for Side 2, MSB. Logic Input.
20	EQ20	I	Equalization setting for Side 2, LSB. Logic Input.
21	DD+	I/O	Downstream facing port D+.
22	DD-	I/O	Downstream facing port D-.
23	V1OK	O	High level on this pin indicates that side 1 is powered up.
24	V <sub>CC2</sub>	—	Input Power Supply for Side 2. If a 2.4 V to 5.5 V (example USB power bus, or a DC-DC supply derived from USB power bus) supply is available connect it to V <sub>CC2</sub> . In this case an internal LDO generates V <sub>1P8V2</sub> . Else, connect V <sub>CC2</sub> and V <sub>1P8V2</sub> to an external 1.8 V power supply.
25	V <sub>1P8V2</sub>	—	Power Supply for Side 1. If a 2.4 V to 5.5 V supply is connected to V <sub>CC2</sub> connect a bypass capacitor between V <sub>1P8V2</sub> and GND2. In this case an internal LDO generates V <sub>1P8V2</sub> . Else, connect V <sub>CC2</sub> and V <sub>1P8V2</sub> to an external 1.8 V power supply.
26	GND2	—	Ground 2. Ground reference for Isolator Side 2.
27	V <sub>3P3V2</sub>	—	Power Supply for Side 2. If a 4.25 V to 5.5 V supply is connected to V <sub>BUS2</sub> connect a bypass capacitor between V <sub>3P3V2</sub> and GND1. In this case an internal LDO generates V <sub>3P3V2</sub> . Else, connect V <sub>BUS2</sub> and V <sub>3P3V2</sub> to an external 3.3 V power supply.
28	V <sub>BUS2</sub>	—	Input Power Supply for Side 2. If a 4.25 V to 5.5 V (example USB power bus) supply is available connect it to V <sub>BUS2</sub> . In this case an internal LDO generates V <sub>3P3V2</sub> . Else, connect V <sub>BUS2</sub> and V <sub>3P3V2</sub> to an external 3.3 V power supply.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>BUS1</sub> , V <sub>BUS2</sub>	V <sub>BUS</sub> supply voltage	-0.3	6	V
V <sub>CC1</sub> , V <sub>CC2</sub>	V <sub>CC</sub> supply voltage	-0.3	6	V
V <sub>3P3V1</sub> , V <sub>3P3V2</sub>	3.3-V input supply voltage	-0.3	4.25	V
V <sub>1P8V1</sub> , V <sub>1P8V2</sub>	1.8-V input supply voltage	-0.3	2.1	V
V <sub>DPDM</sub>	Voltage on bus pins (UD+, UD-, DD+, DD-) 1000 total number of short events and cumulative duration of 1000 hrs.	-0.3	6	V
V <sub>IO</sub>	IO voltage range (V*OK, EQ*, CDPENZ*)	-0.3	V <sub>3P3Vx</sub> +0.3 <sup>(3)</sup>	V
I <sub>O</sub>	Output current on output pins (V*OK)	-10	10	mA
T <sub>J</sub>	Junction temperature		150	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 4.25 V

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> <sup>(3)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) Pins UDP, UDM, DDP, and DDM are rated for 1500V HBM

### 5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>BUSx</sub>	V <sub>BUS</sub> input voltage (inclusive of any ripple)	4.25	5	5.5	V
V <sub>3P3Vx</sub>	3.3-V input supply voltage (inclusive of any ripple)	3.0	3.3	3.6	V
V <sub>CCx</sub>	Input voltage to internal 1.8V LDO (inclusive of any ripple)	2.4	3	5.5	V
V <sub>1P8Vx</sub>	1.8-V input supply voltage (inclusive of any ripple)	1.71	1.8	1.94	V
T <sub>A</sub>	Operating free-air temperature	-40		125	°C
T <sub>J</sub>	Junction temperature	-55		150	°C

## 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		ISOUSB211	UNIT
		DP (SSOP)	
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	13.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	3.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	18.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ISOUSB211</b>						
$P_D$	Maximum power dissipation (both sides)	$V_{BUS1} = V_{BUS2} = V_{CC1} = V_{CC2} = 5.5\text{ V}$ , $T_J = 150^\circ\text{C}$ , $R_L = 50\ \Omega$ each on DD- and DD+ to GNDx, input a 240-MHz 50% duty cycle adifferential 0 to 400mV swing signal on UD- and UD+			1210	mW
$P_{D1}$	Maximum power dissipation (side-1)	$V_{BUS1} = V_{BUS2} = V_{CC1} = V_{CC2} = 5.5\text{ V}$ , $T_J = 150^\circ\text{C}$ , $R_L = 50\ \Omega$ each on DD- and DD+ to GNDx, input a 240-MHz 50% duty cycle adifferential 0 to 400mV swing signal on UD- and UD+			605	mW
$P_{D2}$	Maximum power dissipation (side-2)	$V_{BUS1} = V_{BUS2} = V_{CC1} = V_{CC2} = 5.5\text{ V}$ , $T_J = 150^\circ\text{C}$ , $R_L = 50\ \Omega$ each on DD- and DD+ to GNDx, input a 240-MHz 50% duty cycle adifferential 0 to 400mV swing signal on UD- and UD+			605	mW

## 5.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	SPECIFIC ACTIONS	UNIT
			DP-28	
<b>IEC 60664-1</b>				
CLR	External clearance <sup>(1)</sup>	Side 1 to side 2 distance through air	>8	mm
CPG	External Creepage <sup>(1)</sup>	Side 1 to side 2 distance across package surface	>8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	μm
CTI	Comparative tracking index	IEC 60112; UL 746A	>600	V
	Material Group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I-III	
<b>DIN EN IEC 60747-17 (VDE 0884-17)<sup>(2)</sup></b>				
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDb) test;	1500	V <sub>RMS</sub>
		DC voltage	2121	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production)	8000	V <sub>PK</sub>
V <sub>IMP</sub>	Maximum impulse voltage <sup>(3)</sup>	Tested in air, 1.2/50-us waveform per IEC 62368-1	8000	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(4)</sup>	Tested in oil (qualification test), 1.2/50-μs waveform per IEC 62368-1	12800	V <sub>PK</sub>
q <sub>pd</sub>	Apparent charge <sup>(5)</sup>	Method a: After I/O safety test subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤ 5	pC
		Method a: After environmental tests subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤ 5	
		Method b: At routine test (100% production) and preconditioning (type test); V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s; V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s (method b1) or V <sub>pd(m)</sub> = V <sub>ini</sub> , t <sub>m</sub> = t <sub>ini</sub> (method b2)	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(6)</sup>	V <sub>IO</sub> = 0.4 × sin (2 pft), f = 1 MHz	1.2	pF
R <sub>IO</sub>	Insulation resistance, input to output <sup>(6)</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	Ω
		V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
<b>UL 1577</b>				
V <sub>ISO</sub>	Withstand isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production)	5000	V <sub>RMS</sub>

- (1) Care must be taken during board design so that the mounting pads of the isolator on the printed-circuit board (PCB) do not reduce creepage and clearance. Inserting grooves, ribs or both can help increase creepage distance on the PCB.
- (2) ISOUSB211 is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-pin device.

## 5.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 61010-1, IEC 62368-1 and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1	Certified according to EN 61010-1 and EN 62368-1
Reinforced Insulation; Maximum transient isolation voltage, ISOUSB211: 8000 V <sub>PK</sub> ISOUSB211-Q1: 8000 V <sub>PK</sub> Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> ; Maximum surge isolation voltage, ISOUSB211 ISOUSB211-Q1: 12800 V <sub>PK</sub> (Reinforced)	Reinforced insulation per CSA 62368-1 and IEC 62368-1 ISOUSB211 ISOUSB211-Q1: 800 V <sub>RMS</sub> Maximum working voltage (pollution degree 2, material group I); ISOUSB211 ISOUSB211-Q1: 2 MOPP ----- (Means of Patient Protection) per CSA 60601-1 and IEC 60601-1, 250 V <sub>RMS</sub> maximum working voltage	Single protection, ISOUSB211-Q1: 5000V <sub>RMS</sub> ISOUSB211: 5700 V <sub>RMS</sub>	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V <sub>RMS</sub> maximum working voltage	5000 V <sub>RMS</sub> Reinforced insulation per EN 61010-1 up to working voltage of 600 V <sub>RMS</sub> ----- 5000 V <sub>RMS</sub> Reinforced insulation per EN 62368-1 up to working voltage of 800 V <sub>RMS</sub>
Certificate number: 40040142	Master contract: 220991	File number: E181974	Certificate: CQC15001121716	Client ID: 77311
Certificate Pending	Certificate Pending	Certificate Pending	Certificate Pending	Certificate Pending

## 5.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DP-28 PACKAGE</b>						
I <sub>S</sub>	Safety input, output, or supply current	R <sub>θJA</sub> = 44.2°C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			514	mA
		R <sub>θJA</sub> = 44.2°C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			785	mA
		R <sub>θJA</sub> = 44.2°C/W, V <sub>I</sub> = 1.94 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			1457	mA
P <sub>S</sub>	Safety input, output, or total power	R <sub>θJA</sub> = 44.2°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			2828	mW
T <sub>S</sub>	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>. The junction-to-air thermal resistance, R<sub>θJA</sub>, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:  
 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.  
 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where T<sub>J(max)</sub> is the maximum allowed junction temperature.  
 $P_S = I_S \times V_I$ , where V<sub>I</sub> is the maximum input voltage.



## 5.9 Electrical Characteristics

Over recommended operating conditions (unless otherwise noted). All typical values are at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{BUSx}} = 5\text{ V}$ ,  $V_{3\text{P3Vx}} = 3.3\text{ V}$ ,  $V_{1\text{P8Vx}} = 1.8\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CHARACTERISTICS</b>						
$I_{\text{VBUSx}}$ or $I_{\text{V3P3Vx}}$	$V_{\text{BUS}}$ or $V_{3\text{P3V}}$ current consumption - High Speed (HS) mode	Receive side HS Active (240 MHz signal rate), $\text{EQxx} = 00$ , $R_L = 45\ \Omega$ to ground on D+ and D-		11.0	13.5	mA
		Transmit side HS Active (240 MHz signal rate), $\text{EQxx} = 00$ , $R_L = 45\ \Omega$ to ground on D+ and D-		10.5	13.5	mA
		HS Idle State, $\text{EQxx} = 00$ , $R_L = 45\ \Omega$ to ground on D+ and D-		10.5	13.5	mA
$I_{\text{VBUSx}}$ or $I_{\text{V3P3Vx}}$	$V_{\text{BUS}}$ or $V_{3\text{P3V}}$ current consumption - Full Speed (FS) and Low Speed (LS) modes	Receive side FS Active (6 MHz signal rate), Figure 7-9, $C_L = 50\ \text{pF}$		12	15.3	mA
		Transmit side FS Active (6 MHz signal rate), Figure 7-9, $C_L = 50\ \text{pF}$		9.5	13	mA
		Receive side LS Active (750 kHz signal rate), Figure 7-10, $C_L = 450\ \text{pF}$		11	13.5	mA
		Transmit side LS Active (750 kHz signal rate), Figure 7-10, $C_L = 450\ \text{pF}$		9.5	13	mA
		FS/LS Idle State (US side or DS side)		7.4	11	mA
$I_{\text{VBUSx}}$ or $I_{\text{V3P3Vx}}$	$V_{\text{BUS}}$ or $V_{3\text{P3V}}$ current consumption - L1 Sleep mode	Upstream Facing side		7.5	9.8	mA
		Downstream Facing side		7.3	9.5	mA
$I_{\text{VBUSx}}$ or $I_{\text{V3P3Vx}}$	$V_{\text{BUS}}$ or $V_{3\text{P3V}}$ current consumption - L2 Suspend mode	Upstream Facing side		1.07	1.55	mA
		Downstream Facing side		5.6	7.5	mA
$I_{\text{VBUSx}}$ or $I_{\text{V3P3Vx}}$	$V_{\text{BUS}}$ or $V_{3\text{P3V}}$ current consumption - Not attached	Upstream Facing side		6.2	8.5	mA
		Downstream Facing side		6.2	8.9	mA
$I_{\text{VCCx}}$ or $I_{\text{V1P8Vx}}$	$I_{\text{VCCx}}$ or $I_{\text{V1P8Vx}}$ current consumption - High Speed (HS) mode	Receive side HS Active (240 MHz signal rate), $\text{EQxx} = 00$ , $R_L = 45\ \Omega$ to ground on D+ and D-		80	96	mA
		Transmit side HS Active (240 MHz signal rate), $\text{EQxx} = 00$ , $R_L = 45\ \Omega$ to ground on D+ and D-		85	96	mA
		HS Idle State, $\text{EQxx} = 00$ , $R_L = 45\ \Omega$ to ground on D+ and D-		77	90	mA
$I_{\text{VCCx}}$ or $I_{\text{V1P8Vx}}$	$I_{\text{VCCx}}$ or $I_{\text{V1P8Vx}}$ current consumption - Full Speed (FS) and Low Speed (LS) modes	Receive side FS Active (6 MHz signal rate), Figure 7-9, $C_L = 50\ \text{pF}$		0.4	0.55	mA
		Transmit side FS Active (6 MHz signal rate), Figure 7-9, $C_L = 50\ \text{pF}$		0.4	0.55	mA
		Receive side LS Active (750 kHz signal rate), Figure 7-10, $C_L = 450\ \text{pF}$		0.4	0.55	mA
		Transmit side LS Active (750 kHz signal rate), Figure 7-10, $C_L = 450\ \text{pF}$		0.4	0.55	mA
		FS/LS Idle State		0.4	0.55	mA
$I_{\text{VCCx}}$ or $I_{\text{V1P8Vx}}$	$I_{\text{VCCx}}$ or $I_{\text{V1P8Vx}}$ current consumption - L1 Sleep mode	Upstream Facing side		0.4	0.55	mA
		Downstream Facing side		0.4	0.55	mA
$I_{\text{VCCx}}$ or $I_{\text{V1P8Vx}}$	$I_{\text{VCCx}}$ or $I_{\text{V1P8Vx}}$ current consumption - L2 Suspend mode	Upstream Facing side		0.4	0.55	mA
		Downstream Facing side		0.4	0.55	mA
$I_{\text{VCCx}}$ or $I_{\text{V1P8Vx}}$	$I_{\text{VCCx}}$ or $I_{\text{V1P8Vx}}$ current consumption - Not attached	Upstream Facing side		0.4	0.55	mA
		Downstream Facing side		0.4	0.55	mA
$\text{UV}^+(\text{VBUSx})$ (1)	Under voltage threshold when supply voltage is rising, $V_{\text{BUS}}$				4.0	V

**ISOUSB211-Q1**

SLLSF6 – MARCH 2024

Over recommended operating conditions (unless otherwise noted). All typical values are at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{BUSx}} = 5\text{ V}$ ,  $V_{3\text{P3Vx}} = 3.3\text{ V}$ ,  $V_{1\text{P8Vx}} = 1.8\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$UV_{-(V_{\text{BUSx}})}$ (1)	Under voltage threshold when supply voltage is falling, $V_{\text{BUS}}$		3.6			V
$UVHYS_{(V_{\text{BUSx}})}$ (1)	Under voltage threshold hysteresis, $V_{\text{BUS}}$			0.08		V
$UV_{+(V_{3\text{P3Vx}})}$	Under voltage threshold when supply voltage is rising, $V_{3\text{P3V}}$				2.95	V
$UV_{-(V_{3\text{P3Vx}})}$	Under voltage threshold when supply voltage is falling, $V_{3\text{P3V}}$		1.95			V
$UVHYS_{(V_{3\text{P3Vx}})}$	Under voltage threshold hysteresis, $V_{3\text{P3V}}$			0.11		V
$UV_{+(V_{\text{CCx}})}$ (2)	Under voltage threshold when supply voltage is rising, $V_{\text{CC}}$				2.35	V
$UV_{-(V_{\text{CCx}})}$ (2)	Under voltage threshold when supply voltage is falling, $V_{\text{CC}}$		2			V
$UVHYS_{(V_{\text{CCx}})}$ (2)	Under voltage threshold hysteresis, $V_{\text{CC}}$			0.07		V
$UV_{+(V_{1\text{P8Vx}})}$	Under voltage threshold when supply voltage is rising, $V_{1\text{P8V}}$				1.66	V
$UV_{-(V_{1\text{P8Vx}})}$	Under voltage threshold when supply voltage is falling, $V_{1\text{P8V}}$		1.25			V
$UVHYS_{(V_{1\text{P8Vx}})}$	Under voltage threshold hysteresis, $V_{1\text{P8V}}$			0.05		V
<b>DIGITAL INPUTS</b>						
$V_{\text{IH}}$	High-level input voltage		0.7 x $V_{3\text{PV3x}}$			V
$V_{\text{IL}}$	Low-level input voltage			0.3 x $V_{3\text{PV3x}}$		V
$V_{\text{IHYS}}$	Input transition threshold hysteresis		0.3			V
$I_{\text{IH}}$	High-level input current				1	$\mu\text{A}$
$I_{\text{IL}}$	Low-level input current				10	$\mu\text{A}$
<b>DIGITAL OUTPUTS (V10K, V20K)</b>						
$V_{\text{OH}}$	High-level output voltage	$I_O = -3\text{ mA for } 3.0\text{ V} \leq V_{3\text{P3Vx}} \leq 3.6\text{ V}$	$V_{3\text{P3Vx}} - 0.2$			V
$V_{\text{OL}}$	Low-level output voltage	$I_O = 3\text{ mA for } 3.0\text{ V} \leq V_{3\text{P3Vx}} \leq 3.6\text{ V}$			0.2	V
<b>UDx, DDx, INPUT CAPACITANCE AND TERMINATION</b>						
$Z_{\text{INP\_xDx}}$	Impedance to GND, no pull up/down	$V_{\text{in}}=3.6\text{ V}$ , $V_{3\text{P3Vx}}=3.0\text{ V}$ , $T_J < 125^\circ\text{C}$ , USB 2.0 Spec Section 7.1.6	300			k $\Omega$
$C_{\text{IO\_xDx}}$	Capacitance to GND	Measured with VNA at 240MHz, Driver Hi-Z			10	pF
$R_{\text{PUI}}$	Bus Pull up Resistor on Upstream Facing Port (idle)	USB 2.0 Spec Section 7.1.5	0.9	1.1	1.575	k $\Omega$
$R_{\text{PUR}}$	Bus Pull up Resistor on Upstream Facing Port (receiving)	USB 2.0 Spec Section 7.1.5	1.5	2.2	3	k $\Omega$
$R_{\text{PD}}$	Bus Pull-down Resistor on Downstream Facing Port	USB 2.0 Spec Section 7.1.5	14.25	19	24.8	k $\Omega$
$V_{\text{TERM}}$	Termination voltage for Upstream facing port pullup (RPU)	USB 2.0 Spec Section 7.1.5, measured on D+ or D-, pull up enabled on upstream port, external load disconnected.	3		3.6	V
$V_{\text{HSTERM}}$	Termination voltage in high speed	USB 2.0 Spec Section 7.1.6.2, output voltage in high-speed idle state	-10		10	mV
$Z_{\text{HSTERM}}$	Driver Output Resistance (which also serves as high-speed termination)	( $V_{\text{OH}}= 0$ to 600mV) USB 2.0 Spec Section 7.1.1.1 and Figure 7-5	40.5	45	49.5	$\Omega$

Over recommended operating conditions (unless otherwise noted). All typical values are at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{BUSx}} = 5\text{ V}$ ,  $V_{3\text{P}3\text{Vx}} = 3.3\text{ V}$ ,  $V_{1\text{P}8\text{Vx}} = 1.8\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>UDx, DDx, INPUT LEVELS LS/FS</b>						
$V_{\text{IH}}$	High (driven)	USB 2.0 Spec Section 7.1.4 (measured at connector)	2			V
$V_{\text{IHZ}}$	High (floating)	USB 2.0 Spec Section 7.1.4 (Downstream port pull down, and upstream port pull-up resistors enabled).	2.7		3.6	V
$V_{\text{IL}}$	Low	USB 2.0 Spec Section 7.1.4			0.8	V
$V_{\text{DI}}$	Differential Input Sensitivity	$ (x\text{D+})-(x\text{D-}) $ ; USB 2.0 Spec Figure 7-19; (measured at connector)	0.2			V
$V_{\text{CM}}$	Common Mode Range	Includes VDI range; USB 2.0 Spec Figure 7-19; (measured at connector)	0.8		2.5	V
<b>UDx, DDx, OUTPUT LEVELS LS/FS</b>						
$V_{\text{OL}}$	Low	USB 2.0 Spec Section 7.1.1, measured with $R_L$ of 0.9 k $\Omega$ to 3.6 V	0		0.3	V
$V_{\text{OH}}$	High (Driven)	USB 2.0 Spec Section 7.1.1, measured with $R_L$ of 14.25 k $\Omega$ to GND	2.8		3.6	V
$V_{\text{OSE1}}$	SE1	USB 2.0 Spec Section 7.1.1	0.8			V
$Z_{\text{FSTERM}}$	Driver Series Output Resistance	USB 2.0 Spec Section 7.1.1 and Figure 7-4, measured during VOL or VOH	28		44	$\Omega$
$V_{\text{CRS}}$	Output Signal Crossover Voltage	USB 2.0 Spec Section 7.1.1 Figures 7-8, 7-9 and 7-10; Excluding the first transition from the Idle state	1.3		2	V
<b>UDx, DDx, INPUT LEVELS HS</b>						
$V_{\text{HSSQ}}$	High-speed squelch/no-squelch detection threshold	USB 2.0 Spec Section 7.1.7.2, measured at 240MHz with increasing amplitude, $V_{\text{CM}} = -50\text{mV}$ to 500mV	100	116	150	mV
$V_{\text{HSDSC}}$	High-speed disconnect detection threshold $_{\text{HSDC}}$ typical values	USB 2.0 Spec Section 7.1.7.2, $V_{\text{CM}} = -50\text{ mV}$ to 500 mV	525	575	625	mV
$V_{\text{CHIRP\_TH}}$	Chirp detection threshold	Chirp detection threshold, $V_{\text{CM}} = -50\text{ mV}$ to 500 mV	70	215	365	mV
$V_{\text{HSRX}}$	High-speed differential input signaling levels data sensitivity	Peak-to-peak at 240 MHz			100	mV
$V_{\text{HSCM}}$	High-speed data signaling common mode voltage range	USB 2.0 Spec Section 7.1.4.2	-50	200	500	mV
<b>UDx, DDx, OUTPUT LEVELS HS</b>						
$V_{\text{HSOH}}$	High-speed data signaling high	USB 2.0 Spec Section 7.1.7.2, EQxx = 00, Test load: 45 $\Omega$ to GND on D+, D-	360	400	440	mV
$V_{\text{HSOL}}$	High-speed data signaling low	USB 2.0 Spec Section 7.1.7.2, EQxx = 00, Test load: 45 $\Omega$ to GND on D+, D-	-10		10	mV
$V_{\text{HSOI}}$	High-speed data signaling idle, driver is off termination is on (measured single ended)	USB 2.0 Spec Section 7.1.7.2, EQxx = 00, Test load: 45 $\Omega$ to GND on D+, D-	-10		10	mV
$V_{\text{CHIRPJ}}$	Chirp J level (differential voltage)	USB 2.0 Spec Section 7.1.7.2, EQxx = 00, Test load: 45 $\Omega$ to GND on D+, D-, 2.2 k $\Omega$ pull-up to 3.3 V on D+	700	850	1100	mV
$V_{\text{CHIRPK}}$	Chirp K level (differential voltage)	USB 2.0 Spec Section 7.1.7.2, EQxx = 00, Test load: 45 $\Omega$ to GND on D+, D-, 2.2 k $\Omega$ pull-up to 3.3 V on D+	-900	-750	-500	mV
$U2\_TX_{\text{CM}}$	High-speed TX DC Common Mode	Test load: 45 $\Omega$ to GND on D+, D-	-50	200	500	mV

Over recommended operating conditions (unless otherwise noted). All typical values are at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{BUSx}} = 5\text{ V}$ ,  $V_{3\text{P3Vx}} = 3.3\text{ V}$ ,  $V_{1\text{P8Vx}} = 1.8\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>EQUALIZATION AND PRE-EMPHASIS</b>						
EQ <sub>HS</sub>	High-speed RX Equalization	EQ1=low, EQ0=low, 240MHz	-0.24	0.46	0.75	dB
EQ <sub>HS</sub>	High-speed RX Equalization	EQ1=low, EQ0=float, 240MHz	0.27	0.98	1.5	dB
EQ <sub>HS</sub>	High-speed RX Equalization	EQ1=low, EQ0=high, 240MHz	0.70	1.50	2.2	dB
EQ <sub>HS</sub>	High-speed RX Equalization	EQ1=float, EQ0=low, 240MHz	1.04	2.00	2.81	dB
EQ <sub>HS</sub>	High-speed RX Equalization	EQ1=float, EQ0=float, 240MHz	1.45	2.68	3.8	dB
EQ <sub>HS</sub>	High-speed RX Equalization	EQ1=float, EQ0=high, 240MHz	1.73	3.09	4.4	dB
EQ <sub>HS</sub>	High-speed RX Equalization	EQ1=high, EQ0=low, 240MHz	2.00	3.46	4.7	dB
EQ <sub>HS</sub>	High-speed RX Equalization	EQ1=high, EQ0=float, 240MHz	2.25	3.80	5.1	dB
EQ <sub>HS</sub>	High-speed RX Equalization	EQ1=high, EQ0=high, 240MHz	2.25	3.80	5.1	dB
PE <sub>HS</sub>	High-speed TX Pre-emphasis	EQ1=low, EQ0=low, 240MHz	0.25	0.48	0.75	dB
PE <sub>HS</sub>	High-speed TX Pre-emphasis	EQ1=low, EQ0=float, 240MHz	0.62	0.9	1.2	dB
PE <sub>HS</sub>	High-speed TX Pre-emphasis	EQ1=low, EQ0=high, 240MHz	0.89	1.36	1.5	dB
PE <sub>HS</sub>	High-speed TX Pre-emphasis	EQ1=float, EQ0=low, 240MHz	1.4	1.7	2.0	dB
PE <sub>HS</sub>	High-speed TX Pre-emphasis	EQ1=float, EQ0=float, 240MHz	1.7	2.1	2.5	dB
PE <sub>HS</sub>	High-speed TX Pre-emphasis	EQ1=float, EQ0=high, 240MHz	2.1	2.5	2.9	dB
PE <sub>HS</sub>	High-speed TX Pre-emphasis	EQ1=high, EQ0=low, 240MHz	2.7	3.2	3.7	dB
PE <sub>HS</sub>	High-speed TX Pre-emphasis	EQ1=high, EQ0=float, 240MHz	3.4	4.0	4.6	dB
PE <sub>HS</sub>	High-speed TX Pre-emphasis	EQ1=high, EQ0=high, 240MHz	3.4	4.0	4.6	dB
<b>CDP</b>						
V <sub>DM_SRC</sub>	VDM_SRC Voltage	Load Current in the range of 0 to 250 uA	0.5		0.7	V
I <sub>DP_SINK</sub>	IDP_SINK (D+)	D+ Voltage = 0 V to 0.7 V	25		175	μA
V <sub>DAT_REF+</sub>	VDAT_REF comparator rising threshold		300		400	mV
V <sub>DAT_REF-</sub>	VDAT_REF comparator falling threshold		275		385	mV
<b>THERMAL SHUTDOWN</b>						
TSD+	Thermal shutdown turn-on temperature		160	170	180	°C
TSD-	Thermal shutdown turn-off temperature		150	160	170	°C
TSD <sub>HYS</sub>	Thermal shutdown hysteresis			10		°C

- (1) If  $V_{\text{BUSx}}$  pins are externally connected to the corresponding  $V_{3\text{P3Vx}}$  pins, then UVLO thresholds on  $V_{\text{BUSx}}$  are governed by  $UV^+_{(V3P3Vx)}$ ,  $UV^-_{(V3P3Vx)}$  and  $UVHYS_{(V3P3Vx)}$
- (2) If  $V_{\text{CCx}}$  pins are externally connected to the corresponding  $V_{1\text{P8Vx}}$  pins, then UVLO thresholds on  $V_{\text{CCx}}$  are governed by  $UV^+_{(V1P8Vx)}$ ,  $UV^-_{(V1P8Vx)}$  and  $UVHYS_{(V1P8Vx)}$

## 5.10 Switching Characteristics



Over recommended operating conditions (unless otherwise noted). All typical values are at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{BUSx}} = 5\text{ V}$ ,  $V_{3\text{P3Vx}} = 3.3\text{ V}$ ,  $V_{1\text{P8Vx}} = 1.8\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER-UP TIMING</b>						
$T_{\text{PWRUP}}$	Time taken for the device to power up, and recognize USB signaling, after valid power supply is provided on both side 1 and side 2.	All external power supplies are ramped up together with 5 $\mu\text{s}$ power up time.		3.6	8	ms
<b>UDx, DDx, HS Driver Switching Characteristics</b>						
$T_{\text{HSR}}$	Rise Time (10% - 90%)	USB 2.0 Spec Section 7.1.2, 45 $\Omega$ to GND loads on D+ and D-, EQxx = 00	310	370	510	ps
$T_{\text{HSF}}$	Fall Time (10% - 90%)	USB 2.0 Spec Section 7.1.2, 45 $\Omega$ to GND loads on D+ and D-, EQxx = 00	310	370	510	ps
<b>UDx, DDx, FS Driver Switching Characteristics</b>						
$T_{\text{FR}}$	Rise Time (10% - 90%)	USB 2.0 Spec Figures 7-8, 7-9, $C_L = 50\text{ pF}$	4		20	ns
$T_{\text{FF}}$	Fall Time (10% - 90%)	USB 2.0 Spec Figures 7-8, 7-9, $C_L = 50\text{ pF}$	4		20	ns
$T_{\text{FRFM}}$	Differential Rise and Fall Time Matching ( $T_{\text{FR}}/T_{\text{FM}}$ )	USB 2.0 Spec 7.1.2, Excluding first transition from Idle state, Figure 7-9, $C_L = 50\text{ pF}$	90		111.1	%
<b>UDx, DDx, LS Driver Switching Characteristics</b>						
$T_{\text{LR}}$	Rise Time (10% - 90%)	USB 2.0 Spec Figures 7-8 and 7-10, with $C_L$ range 50 pF to 600 pF.	75		300	ns
$T_{\text{LF}}$	Fall Time (10% - 90%)	USB 2.0 Spec Figures 7-8 and 7-10, with $C_L$ range 50 pF to 600 pF.	75		300	ns
$T_{\text{LRFM}}$	Rise and Fall Time Matching (TLR/TFM), Excluding first transition from idle state.	USB 2.0 Spec Figures 7-8 and 7-10, with $C_L$ range 50 pF to 600 pF.	80		125	%
<b>REPEATER TIMING - CONNECT, DISCONNECT, RESET, L1, L2</b>						
$T_{\text{FILTCNN}}$	Debounce filter on FS or LS Connect Detection		45	70	80	$\mu\text{s}$
$T_{\text{DDIS}}$	Time to detect disconnect at the DS facing port in LS/FS L0 mode.		2		7	$\mu\text{s}$
$T_{\text{DETRST}}$	Time taken to detect reset on US port in LS/FS L0 mode		0		7	$\mu\text{s}$
$T_{2\text{SUSP}}$	Time taken by the US side to detect suspend (L2) and draw less than 2.5 mA current when bus is continuously in Idle		3		10	ms
$t_{\text{DRESUMEL1}}$	Maximum time to detect resume on the US and reflect/drive resume on the DS port from sleep/L1 state.				1	$\mu\text{s}$
$t_{\text{DRESUMEL2}}$	Maximum time to detect resume on the US and reflect/drive resume on the DS port from suspend/L2 state.				130	$\mu\text{s}$
$t_{\text{DWAKEL1}}$	Maximum time to detect and propagate remote wake when in sleep/L1 state.				5	$\mu\text{s}$
$t_{\text{DWAKEL2}}$	Maximum pulse width of remote wake that is guaranteed to be detected when in suspend/L2 state.				900	$\mu\text{s}$
$t_{\text{DRSMPROP}}$	Minimum duration of resume driven upstream and downstream after detecting remote wake when in suspend/L2 state.		1			ms
CMTI	Common mode transient immunity	PK-PK common mode noise, $V_{\text{CMPKPK}} = 1200\text{ V}$ , with (xD+, xD-) set to ( $V_{3\text{P3Vx}}$ , 0), (0, $V_{3\text{P3Vx}}$ ) or (0,0). See <a href="#">Figure 6-3</a>	75	100		kV/ $\mu\text{s}$

Over recommended operating conditions (unless otherwise noted). All typical values are at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{BUSX}} = 5\text{ V}$ ,  $V_{3P3VX} = 3.3\text{ V}$ ,  $V_{1P8VX} = 1.8\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>REPEATER TIMING - LS, FS</b>						
$T_{\text{LSDD}}$	Low-speed Differential Data Propagation Delay	USB 2.0 spec section 7.1.14. Figure 7-52(C).			358	ns
$T_{\text{LSOP}}$	LS Data bit-width distortion after SOP	USB 2.0 spec section 7.1.14. Figure 7-52(C).	-40		25	ns
$T_{\text{LSJP}}$	LS repeater additive jitter - paired transition	USB 2.0 spec section 7.1.14. Figure 7-52(C).	-5		5	ns
$T_{\text{LSJN}}$	LS repeater additive jitter - next transition	USB 2.0 spec section 7.1.14. Figure 7-52(C).	-7.0		7.0	ns
$T_{\text{LST}}$	Minimum width of SE0 interval during LS differential transition - filtered out by the repeater	USB 2.0 spec section 7.1.4.		210		ns
$T_{\text{LEOPD}}$	Repeater EOP delay relative to $T_{\text{LSDD}}$	USB 2.0 spec section 7.1.14. Figure 7-53(C).	0		200	ns
$T_{\text{LESK}}$	SE0 skew caused by the repeater during LS EOP	USB 2.0 spec section 7.1.14. Figure 7-53(C).	-100		100	ns
$T_{\text{FSDD}}$	Full-Speed Differential Data Propagation Delay	USB 2.0 spec section 7.1.14. Figure 7-52(C).			70	ns
$T_{\text{FSOP}}$	FS Data bit-width distortion after SOP	USB 2.0 spec section 7.1.14. Figure 7-52(C).	-10		10	ns
$T_{\text{FSJP}}$	FS repeater additive jitter - paired transition	USB 2.0 spec section 7.1.14. Figure 7-52(C).	-2		2	ns
$T_{\text{FSJN}}$	FS repeater additive jitter - next transition	USB 2.0 spec section 7.1.14. Figure 7-52(C).	-6.0		6.0	ns
$T_{\text{FST}}$	Minimum width of SE0 interval during FS differential transition - filtered out by the repeater	USB 2.0 spec section 7.1.4.		14		ns
$T_{\text{FEOPD}}$	Repeater EOP delay relative to $T_{\text{FSDD}}$	USB 2.0 spec section 7.1.14. Figure 7-53(C).	0		17	ns
$T_{\text{FESK}}$	SE0 skew caused by the repeater during FS EOP	USB 2.0 spec section 7.1.14. Figure 7-53(C).	-15		15	ns
<b>REPEATER TIMING - HS</b>						
$T_{\text{HSSOPT}}$	High-speed Start of Packet Truncation	USB 2.0 spec, section 7.1.10.		6	8	UI
$T_{\text{HSEOPD}}$	High-speed End of Packet Dribble	USB 2.0 spec, section 7.1.13.		7	8	UI
$T_{\text{HSPD}}$	High-speed Propagation Delay	USB 2.0 spec, section 7.1.14.	2	3	4	ns
$T_{\text{HSTJ}}$	High-speed total additive jitter (output jitter - input jitter) of repeater (includes all complete SOP bits), EQxx=00				120	ps
$T_{\text{HSRJ}}$	High-speed additive random jitter (output jitter - input jitter) of repeater (includes all complete SOP bits), EQxx=00				35	ps
$T_{\text{HSDJ}}$	High-speed additive deterministic jitter (output jitter - input jitter) of repeater (includes all complete SOP bits), EQxx=00.				82	ps
$T_{\text{HSDIS}}$	Time window of continuous no transition during which the HS Disconnect Detector output is sampled		36		82	ns
$T_{\text{FILT}}$	Time for which a Chirp J or Chirp K must be continuously detected (filtered) by hub or device during Reset handshake	USB 2.0 spec, section 7.1.7.5.	2.5			$\mu\text{s}$
<b>CDP TIMING</b>						
$T_{\text{VDMSRCEN}}$	Time taken to enable VDMSRC on D- after detecting VDPSRC connection on D+				0.1	ms
$T_{\text{VDMSRCDIS}}$	Time taken to disable VDMSRC on D- after detecting VDPSRC disconnection on D+				0.1	ms
$T_{\text{CON\_IDPSIN\_K\_DIS}}$	Time taken to disable IDP_SINK on D+ after detecting connect				0.1	ms

### 5.11 Insulation Characteristics Curves





## 5.12 Typical Characteristics




Figure 5-3. Typical High-Speed (480 Mbps) Eye-Diagram through ISOUSB211-Q1




Figure 5-4. Typical Full-Speed (12 Mbps) Eye-Diagram through ISOUSB211-Q1





Figure 5-5. Typical Low-Speed (1.5 Mbps) Eye-Diagram through ISOUSB211-Q1




## 6 Parameter Measurement Information


### 6.1 Test Circuits



**Figure 6-1. Upstream and Downstream Packet Parameter and Eye-Diagram Measurements for HS**



**Figure 6-2. Upstream and Downstream Packet Parameter and Eye-Diagram Measurements for LS, FS**



**Figure 6-3. Common-Mode Transient Immunity Test Circuit**

## 7 Detailed Description

### 7.1 Overview

ISOUSB211-Q1 is a galvanically-isolated USB2.0 compliant repeater supporting Low Speed (1.5 Mbps), Full Speed (12 Mbps) and High Speed (480 Mbps) signaling rates. The device supports automatic speed and connection detection, reflection of pull-ups/pull-downs, and link power management allowing drop-in USB hub, host, peripheral and cable isolation. Most microcontrollers integrate the USB PHY, and so offer only D+ and D- bus lines as external pins. ISOUSB211-Q1 can isolate these pins from the USB bus without needing any other intervention from the microcontroller. The device also supports automatic role reversal - if after disconnect, if a new connect is detected on the Upstream facing port, then the Upstream and Downstream port definitions are reversed. The ISOUSB211-Q1 has inbuilt programmable equalization to cancel signal loss caused by board traces, which helps in meeting USB2.0 high-speed TX and RX eye-diagram templates. High Speed (HS) Test Mode entry is also automatically detected, as required by the USB2.0 standard, to enable HS compliance tests.

ISOUSB211-Q1 is available in reinforced isolation option with isolation withstand voltage of 5000 V<sub>RMS</sub> respectively, and with surge test voltage of 12.8 kV<sub>PK</sub> respectively. The device can operate completely off a 4.25 V to 5.5 V supply (USB VBUS power) or from local 3.3-V and 1.8- supplies, if available, on both side 1 and side 2. This flexibility in supply voltages allows optimization for thermal performance based on power rails available in the system.

### 7.2 Functional Block Diagram

A simplified functional block diagram of ISOUSB211-Q1 is shown in [Figure 7-1](#). The device comprises the following:

1. Transmit and receive circuits and pull-up and pull-down resistors according to the USB standard.
2. Digital logic to handle bi-directional communication, and various state-transitions.
3. Internal LDOs to generate V<sub>3P3Vx</sub> and V<sub>1P8Vx</sub> supplies from the V<sub>BUSx</sub> and V<sub>CCx</sub> supplies respectively.
4. Galvanic isolation.




Figure 7-1. ISOUSB211-Q1 Simplified Functional Block Diagram

## 7.3 Feature Description

### 7.3.1 Power Supply Options

The ISOUSB211-Q1 can be powered by connecting a 4.25 V to 5.5 V supply on  $V_{BUSx}$  pins, in which case an internal LDO generates  $V_{3P3Vx}$  voltage. This option is suitable for the side facing the USB connector, where a 5-V VBUS supply is available. Alternatively,  $V_{BUSx}$  and  $V_{3P3Vx}$  pins can be shorted together and an external 3.3-V power supply can be connected to both. This second option is suitable for the side facing the microcontroller, where a 5-V supply may not be available.

The ISOUSB211-Q1 also needs a 1.8-V supply for operation. A 2.4 V to 5.5 V supply can be connected on  $V_{CCx}$  pins, in which case internal LDOs generate the  $V_{1P8Vx}$  supplies. In the simplest implementation,  $V_{CCx}$  can be connected to the USB VBUS on the side facing the connector, and to the 3.3-V local supply on the side facing the microcontroller. In this implementation, there is power dissipation on the internal LDOs of ISOUSB, which limits the maximum ambient temperature supported by ISOUSB211-Q1.

To reduce power dissipation inside the ISOUSB211-Q1, an external 1.8-V supply can be connected to both  $V_{CCx}$  and  $V_{1P8Vx}$  pins shorted together, in which case the internal 1.8-V LDOs of ISOUSB211-Q1 are bypassed. In this implementation, some of the power dissipation is transferred to the external 1.8-V supply, and overall higher ambient temperature operation is achieved for the ISOUSB211-Q1. If the external 1.8-V supply is an LDO, the effect is to reduce power dissipation inside ISOUSB211-Q1, but overall no reduction in system current or power dissipation is achieved. Alternatively, if the external 1.8-V supply is a DC-DC (buck) converter, both system power and ISOUSB211-Q1 power dissipation can be reduced.

A third option is to include external resistors between VCCx pins and VBUS and 3.3-V local supplies. These resistors can be accommodated since V<sub>CCx</sub> pins operate down to 2.4 V. The resistors drop voltage and dissipate power and serve a similar purpose as external 1.8-V LDOs, that is, reduce power dissipation inside ISOUSB211-Q1 and allow higher ambient temperature operation.

Refer to the [Thermal Considerations](#) section for further details on how to optimize ISOUSB211-Q1 internal power dissipation according to the maximum ambient temperature required in the system, and for recommendations on external resistors, LDOs and buck converters.

### 7.3.2 Power Up

Until all power supplies on both sides of ISOUSB211-Q1 are above their respective UVLO thresholds, the device ignores any activity on the bus lines on both upstream and downstream side. Once the power supplies are above their UVLO thresholds, the device is ready to respond to activity on the bus lines. When the power supplies on side 1 are up, this is indicated on side 2 by V1OK = High. Similarly, V2OK = High indicates that Side 2 is fully powered up.

### 7.3.3 Symmetric Operation, Dual-Role Port and Role-Reversal

ISOUSB211-Q1 supports symmetric operation. Normally, UD+ and UD- are upstream facing ports and connect to a host or hub. DD+ and DD- are downstream facing ports and connect to a peripheral. However, it is also possible to connect UD+ and UD- to a peripheral and DD+ and DD- to a host or hub. Whichever side sees a connect first (D+ or D- pulled up to 3.3 V) becomes the downstream facing side. This feature enables implementation of dual-role port (for eg. Type-C dual-role port) and role-reversal (for eg. OTG Host Negotiation Protocol - HNP). Refer to [How to Implement an Isolated USB 2.0 High-Speed, Type-C® DRP](#) application note for details. In the rest of this document, DD+/DD- are treated as downstream facing ports, and UD+/UD- as upstream facing ports, but the various operations and features described are equally applicable if this assignment is swapped.

### 7.3.4 Connect and Speed Detection

When there is no peripheral device connected to the downstream side of ISOUSB211-Q1, internal 15 kΩ pull-down resistors on DD+ and DD- pins pull the bus lines to zero, creating an SE0 state. When either the DD+ or DD- lines is pulled up higher than the V<sub>IH</sub> threshold, for a time period higher than T<sub>FILTCONN</sub>, the ISOUSB211-Q1 device treats this as a connect. The ISOUSB211-Q1 device configures internal pull-up on the upstream side to match the pull-up detected on the downstream side. After connect is detected, the ISOUSB211-Q1 device waits for a reset to be asserted by the host/hub on the upstream side. Depending on whether DD+ or DD- is pulled up at the start of reset, the speed of the ISOUSB211-Q1 repeater is set. Once set, the speed of the repeater can only be changed after a power down or disconnect event.

A high-speed (HS) capable device is attached to the ISOUSB211-Q1 device would proceed to perform high-speed handshake using chirp signaling as specified in the USB2.0 standard. This would be followed by chirp signals from the host. The ISOUSB211-Q1 device reflects these chirp signals across the barrier, including HS idle (SE0) states from downstream to upstream and vice versa. Upon successful completing of the HS handshake ISOUSB211-Q1 speed is set to High speed. Once set to high-speed, the speed of the repeater can only be changed after power down, HS disconnect event, or if the peripheral or host/hub do not perform HS handshake after a reset.

### 7.3.5 Disconnect Detection

When in Full-speed (FS) and Low-speed (LS) modes, disconnection of a peripheral is indicated when the host/hub is not driving any signal on the upstream side, and when the downstream bus is in the SE0 state (Both DD+ and DD- are below the V<sub>IL</sub> threshold) for a time period higher than T<sub>DDIS</sub>. Upon disconnect detection in FS and LS modes, the ISOUSB211-Q1 device removes the pull-up resistor from the upstream side, thus allowing the upstream UD+ and UD- lines to discharge to zero. The ISOUSB211-Q1 then waits for the next connect event to occur.

When in High Speed (HS) mode, if the ISOUSB211-Q1 detects a continuous period of no transitions lasting T<sub>HSDIS</sub>, the devices samples the DD+ and DD- lines using the HS Disconnect detector. If the input differential

voltage crosses  $V_{\text{HSDSC}}$  during  $T_{\text{HSDIS}}$ , the repeater removes the HS termination from both the downstream and upstream terminals and transitions to a disconnect state. The ISOUSB211-Q1 then waits for the next connect event to occur.

### 7.3.6 Reset

The ISOUSB211-Q1 device detects Reset assertion (prolonged SE0 state) on its upstream facing side, and transmits the same to the downstream facing side. In HS state, an extended HS idle state can be the beginning of reset, or an entry into L2 Power Management state. ISOUSB211-Q1 is able to make the distinction between the two, and accordingly either continue to drive HS idle (same as reset) on the downstream side or transition to the L2 suspend state.

### 7.3.7 LS/FS Message Traffic

The ISOUSB211-Q1 device monitors the state of the bus on both upstream and downstream sides. The direction of communication is set by which side transitions from the LS/FS idle state first (J to K transition). After that, data is transferred digitally across the barrier, and reconstructed on the other side. Data transmission continues till either an End-of-Packet (EOP) or a long idle is seen. At this point, the ISOUSB211-Q1 device tri-states its LS/FS transmitters, and waits for the next transition from the LS/FS idle state.

### 7.3.8 HS Message Traffic

The ISOUSB211-Q1 device monitors the state of the bus on both upstream and downstream sides. The direction of communication is set by which side transitions from the HS idle state first. Transition from HS idle state to valid HS data is detected by the HS Squelch Detector. After that, data is transferred digitally across the barrier, and reconstructed on the other side. Data transmission continues till the bus returns to HS idle state, also indicated by the HS Squelch Detector. At this point, the ISOUSB211-Q1 device tri-states its HS transmitters, and waits for the next transition from the HS idle state.

### 7.3.9 Equalization and Pre-emphasis

The ISOUSB211-Q1 has inbuilt programmable receive equalization and transmit pre-emphasis to cancel signal loss caused by board traces, which helps in meeting USB2.0 high-speed TX and RX eye-diagram templates. These settings are controlled by EQ11 and EQ10 on side 1 and EQ21 and EQ20 on side 2. The EQxx pins can be connected to ground, connected to 3.3-V supply or left floating, together creating 9 different equalization levels. EQ11 and EQ10 can be chosen based on the length of D+/D- board trace and corresponding channel loss estimated on side 1, and similarly EQ21 and EQ20 for side 2. Typical 45-Ohm trace in FR4 has about 0.15 dB/inch for 480 Mbps signaling. Further adjustments to the EQ settings can be made by observing the transmit eye-diagram at the connector. If the trace lengths are very small, no equalization may be needed, and the EQxx pins can be connected to ground.

ISOUSB211-Q1 samples EQxx pins only at power up, so it is not recommended to change the EQxx settings on the fly after power up.

### 7.3.10 L2 Power Management State (Suspend) and Resume

The ISOUSB211-Q1 device supports Suspend low power state, also called L2 state in the USB 2.0 Link Power Management engineering change notice (ECN). Suspend mode is detected if the bus stays in the LS/FS/HS idle state for more than 3 ms. When Suspend is detected from LS and FS idle state, the ISOUSB211-Q1 continues in the LS or FS idle state, at the same time reducing internal power consumption. If Suspend is detected from HS idle state, the ISOUSB211-Q1 detects the DS port transition to FS idle state (FS J), and reflects this upstream, while disabling all high-speed circuits to reduce power consumption. The transition to the L2 low-power mode is completed within 10 ms.

Exit from L2 occurs through either Resume signaling from the host, on the upstream facing side of ISOUSB211-Q1, or Remote Wake signaling from the peripheral on the downstream facing side of ISOUSB211-Q1 followed by Resume signaling from the host/hub on the upstream facing side. Start of Resume or Wake are signaled by a 'K' state by the host or the device respectively. The end of resume is signalled by the host by driving two low-speed bit times of SE0 followed by a 'J' state. If the port was operating in high speed before entering the low power

state, end of resume is signaled by the host by transitioning to the high speed idle state. ISOUSB211-Q1 is able to replicate the resume and wake signaling appropriately both upstream and downstream. After Resume/Wake signaling the device returns to LS, FS or HS idle state depending on the state it was in before entering the L2 state.

### 7.3.11 L1 Power Management State (Sleep) and Resume

The ISOUSB211-Q1 device supports the additional L1 or Sleep low power state defined in the USB 2.0 Link Power Management ECN. When L1 entry is detected from the LS and FS idle state, the ISOUSB211-Q1 continues in the LS or FS idle state, at the same time reducing internal power consumption. If L1 entry is detected from HS idle state, the ISOUSB211-Q1 disables all high-speed circuits to reduce power consumption. The transition to the L1 low-power mode is completed within 50  $\mu$ s.

Exit from L1 occurs through either Resume signaling from the host, on the upstream facing side of ISOUSB211-Q1, or Remote Wake signaling from the peripheral on the downstream facing side of ISOUSB211-Q1 followed by Resume signaling from the host/hub on the upstream facing side. Start of Resume or Wake are signaled by a 'K' state by the host or the device respectively. The end of resume is signalled by the host by driving two low-speed bit times of SE0 followed by a 'J' state. If the port was operating in high speed before entering the low power state, end of resume is signaled by the host by transitioning to the high speed idle state. ISOUSB211-Q1 is able to replicate the K signaling appropriately both upstream and downstream. After Resume/Wake signaling the device returns to LS, FS or HS idle state depending on the state it was in before entering the L1 state.

### 7.3.12 HS Test Mode Support

USB2.0 standards needs test mode support, where the host/hub or peripheral is expected to enter High Speed test-modes based on commands received. ISOUSB211-Q1 is able to automatically detect test mode entry to enable HS compliance tests.

### 7.3.13 CDP Advertising

The ISOUSB211-Q1 device supports CDP advertising on both downstream and upstream facing side according to Battery Charger standard BC 1.2. CDP advertising is useful when isolating a host or hub, to indicate to the connected peripheral that the port is capable of supplying 1.5 A of current on VBUS. CDP advertising can be enabled by connecting the downstream side CDPENX pin to ground (active low).

## 7.4 Device Functional Modes

[Function Table](#) lists the functional modes for the ISOUSB211-Q1 device.

**Table 7-1. Function Table**

SIDE 1 SUPPLY $V_{BUS1}, V_{3P3V1}$ $V_{CC1}, V_{1P8V1}$ (1)	BUS1 (UD+, UD-)	SIDE 2 SUPPLY $V_{BUS2}, V_{3P3V2}$ $V_{CC2}, V_{1P8V2}$	BUS2 (DD+, DD-)	COMMENTS
Powered	Active	Powered	Active	When both sides are powered, the state-of the bus is reflected correctly from upstream to downstream and vice-versa.
Powered	15-k $\Omega$ PD	Powered	15-k $\Omega$ PD	Disconnected state is presented on both upstream and downstream
Powered	15-k $\Omega$ PD	Unpowered	Z	If a side is not powered, the bus lines on that side are in high-impedance state.
Unpowered	Z	Powered	15-k $\Omega$ PD	
Unpowered	Z	Unpowered	Undetermined	

(1) Powered =  $(V_{BUSx} \geq UV_{(VBUSx)}) \parallel (V_{BUSx} = V_{3P3Vx} \geq UV_{(V3P3Vx)})$  &  $(V_{CCx} \geq UV_{(VCCx)}) \parallel (V_{CCx} = V_{1P8Vx} \geq UV_{(V1P8Vx)})$  ;  
 Unpowered =  $(V_{BUSx} < UV_{(VBUSx)}) \& (V_{3P3Vx} < UV_{(V3P3Vx)})$  &  $(V_{CCx} < UV_{(VCCx)}) \& (V_{1P8Vx} < UV_{(V1P8Vx)})$  ; X = Irrelevant; H = High level; L = Low level; Z = High impedance

## 8 Application and Implementation

---

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 8.1 Typical Application

#### 8.1.1 Isolated Host or Hub

Figure 8-1 shows an application for isolating a host or a hub using ISOUSB211-Q1. In this example, on the microcontroller side,  $V_{3P3V1}$  and  $V_{BUS1}$  are together connected to an external 3.3-V supply. The  $V_{1P8V1}$  supply is generated using the internal 1.8-V LDO by providing 3.3-V supply to  $V_{CC1}$ . On the connector side, the VBUS from the USB connector is connected to  $V_{BUS2}$  and the  $V_{3P3V2}$  supply is generated using the internal 3.3-V LDO.  $V_{CC2}$  and  $V_{1P8V2}$  are together connected to an external 1.8-V supply derived from VBUS. Please refer to [Thermal Considerations](#) for options on optimizing power dissipation inside ISOUSB211-Q1 as required.

Decoupling capacitors are placed next to ISOUSB211-Q1 according to the recommendations provided in the [Power Supply Recommendations](#) section. An isolated DC-DC converter (such as the SN6505) is to provide power to the VBUS using the 3.3-V local supply. Note that, for a host or hub, the USB standard requires a 120- $\mu$ F capacitor to be placed on the VBUS so as to be able provide in-rush current when a downstream peripheral is attached. In addition, a 100-nF capacitor is recommended close to the VBUS pin to handle transient currents.

ESD diodes with low capacitance and low dynamic resistance, such as PESD5V0C1USF, may be placed on D+ and D- lines. A ferrite bead, with dc resistance less than 100 m $\Omega$ , may be optionally placed between VBUS pin of the connector and the  $V_{BUS}$  pin of ISOUSB211-Q1, as shown in the figure, to suppress transients such as ESD.

If the isolated power supply used is capable of providing >1.5 A current on the VBUS, the port can be configured as a CDP port according to Battery Charger specification BC 1.2. To do this, the CDPENZ2 pin of ISOUSB211-Q1 must be connected to ground as shown. Under this condition ISOUSB211-Q1 responds to BC 1.2 signaling from a connected peripheral indicating to the peripheral that the port is capable of supply 1.5-A current on VBUS.







Figure 8-1. Isolated Host or Hub with ISOUSB211-Q1

### 8.1.2 Isolated Peripheral - Self-Powered

Figure 8-2 shows an application for isolating a self-powered peripheral using ISOUSB211-Q1. In this example, on the microcontroller side,  $V_{3P3V2}$  and  $V_{BUS2}$  are together connected to an external 3.3-V supply. The  $V_{1P8V2}$  supply is generated using the internal 1.8-V LDO by providing 3.3-V supply to  $V_{CC1}$ . On the connector side, the VBUS from the USB connector is connected to  $V_{BUS1}$  and the  $V_{3P3V1}$  supply is generated using the internal 3.3-V LDO.  $V_{CC1}$  and  $V_{1P8V1}$  are together connected to an external 1.8-V supply derived from VBUS. Please refer to [Thermal Considerations](#) for options on optimizing power dissipation inside ISOUSB211-Q1 as required.

Decoupling capacitors are placed next to ISOUSB211-Q1 according to the recommendations provided in the [Power Supply Recommendations](#) section. Note that the USB standard requires that, for a peripheral, the total capacitor value on VBUS must be less than 10- $\mu$ F. However, a total of at least 5- $\mu$ F capacitance is recommended on VBUS. A 100-nF capacitor is recommended close to the VBUS pin to handle transient currents.

ESD diodes with low capacitance and low dynamic resistance, such as PESD5V0C1USF, may be placed on D+ and D- lines. A ferrite bead, with dc resistance less than 100 mΩ, may be optionally placed between VBUS pin of the connector and the V<sub>BUS</sub> pin of ISOUSB211-Q1, as shown in the figure, to suppress transients such as ESD.



**Figure 8-2. Isolated Self-Powered Peripheral with ISOUSB211-Q1**

### 8.1.3 Isolated Peripheral - Bus-Powered

Figure 8-3 shows an application for isolating a self-powered peripheral using ISOUSB211-Q1. In this example, an isolated DC-DC converter (for example: SN6505) is used to create a 3.3-V local supply while deriving power from the USB VBUS. On the microcontroller side, V<sub>3P3V2</sub> and V<sub>BUS2</sub> are together connected to an external 3.3-V supply. The V<sub>1P8V2</sub> supply is generated using the internal 1.8-V LDO by connecting the 3.3-V local supply to V<sub>CC1</sub>. On the connector side, the VBUS from the USB connector is connected to V<sub>BUS1</sub> and the V<sub>3P3V1</sub> supply is generated using the internal 3.3-V LDO. V<sub>CC1</sub> and V<sub>1P8V1</sub> are connected together connected to an external 1.8-V supply derived from VBUS. Please refer to [Thermal Considerations](#) for options on optimizing power dissipation inside ISOUSB211-Q1 as required.

Decoupling capacitors are placed next to ISOUSB211-Q1 according to the recommendations provided in the [Power Supply Recommendations](#) section. Note that the USB standard requires that, for a peripheral, the total capacitor value on VBUS, including any decoupling capacitors reflected from the secondary side through the isolated DC-DC converter, must be less than 10-μF. However, a total of at least 5-μF capacitance is recommended on VBUS. A 100-nF capacitor is recommended close to the VBUS connector to handle transient currents.

ESD diodes with low capacitance and low dynamic resistance, such as PESD5V0C1USF, may be placed on D+ and D- lines. A ferrite bead, with dc resistance less than 100 mΩ, may be optionally placed between VBUS pin of the connector and the V<sub>BUS</sub> pin of ISOUSB211-Q1, as shown in the figure, to suppress transients such as ESD.





Figure 8-3. Isolated Bus-Powered Peripheral using ISOUSB211-Q1

## 8.1.4 Application Curve


### 8.1.4.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 8-4 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 50% for lifetime which translates into minimum required insulation lifetime of 30 years at a working voltage that's 20% higher than the specified value.

Figure 8-5 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1500 V<sub>RMS</sub> with a lifetime of 169 years. Other factors, such as package size, pollution degree, material group, etc. can further limit the working voltage of the component. The working voltage of DP-28 package is specified upto 1500 V<sub>RMS</sub>. At the lower working voltages, the corresponding insulation lifetime is much longer than 169 years.



**Figure 8-4. Test Setup for Insulation Lifetime Measurement**



**Figure 8-5. Insulation Lifetime Projection Data**

## 8.2 Meeting USB2.0 HS Eye-Diagram Specifications

The USB2.0 standards specifies TX and RX eye-diagram templates that must be met at the connector. The horizontal eye-opening achieved at the connector is a combination of the performance at the microcontroller, the additive jitter of the ISOUSB211-Q1, and the inter-symbol interference resulting from the insertion loss of D+/D- board traces. For best performance, it is recommended to minimize the length of D+/D- board traces from the MCU to ISOUSB211-Q1, and from ISOUSB211-Q1 to the connector. Vias and stubs on D+/D- lines must be avoided.

The ISOUSB211-Q1 has inbuilt programmable receive equalization and transmit pre-emphasis to cancel signal loss caused by board traces, which helps in meeting USB2.0 high-speed TX and RX eye-diagrams. EQ11 and EQ10 can be chosen based on the length of D+/D- board traces and corresponding channel loss estimated on side 1, and similarly EQ21 and EQ20 for side 2. The EQxx pins can be connected to ground, connected to 3.3-V supply or left floating, together creating 9 different equalization levels.

Typical 45-Ohm traces in FR4 have an insertion loss of about 0.15 dB/inch for 480 Mbps signaling. This number can be used to arrive at an estimate for the amount of Equalization/Pre-emphasis needed and the corresponding EQ settings. Further adjustments to the EQxx settings can be made by observing the transmit eye-diagram at the connector, and choosing the setting that gives the best eye-opening. Choosing the right setting for the transmit path will also result in an optimum performance for the receive path. Refer to [Compensate for Channel Loss with Equalizer Settings on High-Speed USB Isolators](#) application note for details. If the trace lengths are very small, no equalization may be needed, and the EQxx pins can be connected to ground.

### 8.3 Thermal Considerations

ISOUSB211-Q1 offers different power supply input options, including internal LDOs, that can be used to optimize thermal performance in HS mode. If the 3.3-V and 1.8-V supplies are supplied using external regulators, the power dissipated inside the ISOUSB chip is lower. The internal power dissipated, when taken with the junction-to-air thermal resistance defined in the Thermal Information table can be used to determine the junction temperature for a given ambient temperature. The junction temperature must not exceed 150°C. This section describes different power supply configurations for ISOUSB211-Q1 and explains how the power dissipated inside ISOUSB211-Q1 and the internal temperature rise can be calculated in each case.

For optimal thermal performance, connect small ground planes to the GNDx pins, and connect these planes to the ground layer with multiple vias as shown in [Layout Example](#).

#### 8.3.1 V<sub>BUS</sub> / V<sub>3P3V</sub> Power

If V<sub>BUS</sub> is connected to external 5.0-V supply, with V<sub>3P3V</sub> generated through an internal LDO, the power dissipated is  $V_{BUSx} \times I_{VBUSx}$ .

If V<sub>BUSx</sub> and V<sub>3P3Vx</sub> are shorted together and connected to an external 3.3 V supply, the power dissipated due to this supply is  $V_{3P3Vx} \times I_{3P3Vx}$ .

#### 8.3.2 V<sub>CCx</sub> / V<sub>1P8Vx</sub> Power

If V<sub>CCx</sub> is connected to external 2.4 to 5.0-V supply, with V<sub>1P8Vx</sub> generated through the internal 1.8-V LDO, the power dissipated is  $V_{CCx} \times I_{VCCx}$ .

If V<sub>CCx</sub> and V<sub>1P8Vx</sub> are shorted together and connected to an external 1.8-V supply, the power dissipated due to this supply is  $V_{1P8Vx} \times I_{1P8Vx}$ .

#### 8.3.3 Example Configuration 1

In the application example shown in [Figure 8-6](#), ISOUSB211-Q1 is powered using USB V<sub>BUS</sub> on the connector side, and a local 3.3-V digital supply on the microcontroller side. No other external regulators or power supplies are used.

In this scenario, the total power consumption inside ISOUSB211-Q1 from both sides taken together is:


$$V_{BUS1} \times I_{VBUS1} + V_{BUS1} \times I_{VCC1} + V_{3P3V2} \times I_{3P3V2} + V_{3P3V2} \times I_{VCC2}$$

Assuming 5.25 V as the maximum value of V<sub>BUS1</sub>, and 3.5 V as the maximum value of the 3.3-V local supply, the internal power dissipation is calculated as:

$$5.25 \text{ V} \times 13.5 \text{ mA} + 5.25 \text{ V} \times 96 \text{ mA} + 3.5 \text{ V} \times 13.5 \text{ mA} + 3.5 \text{ V} \times 96 \text{ mA} = 960 \text{ mW.}$$

Since the junction-to-air thermal resistance is 44.2°C/W, this power dissipation results in a 42.5°C internal temperature rise. Ambient temperature up to 107°C can be supported for this configuration.

This configuration offers the simplest implementation, but the ambient temperature supported is lower than other configurations.



**Figure 8-6. Using ISOUSB211-Q1 without External 1.8-V Regulators**

### 8.3.4 Example Configuration 2

In the application example shown in [Figure 8-7](#), ISOUSB211-Q1 is powered using USB VBUS on the connector side, and a local 3.3-V digital supply on the microcontroller side to generate  $V_{3P3Vx}$ . An external LDO or DC-DC buck converter is used to generate  $V_{1P8Vx}$  on both sides.

In this scenario, the total power consumption from both sides taken together is:

$$V_{BUS1} \times I_{VBUS1} + V_{1P8V1} \times I_{1P8V1} + V_{3P3V2} \times I_{3P3V2} + V_{1P8V2} \times I_{1P8V2}$$

Assuming 5.25 V as the maximum value of VBUS, and 1.89 V as the maximum value of the external 1.8-V power supply, the internal power dissipation is calculated as

$$5.25 \text{ V} \times 13.5 \text{ mA} + 1.89 \text{ V} \times 96 \text{ mA} + 3.5 \text{ V} \times 13.5 \text{ mA} + 1.89 \text{ V} \times 96 \text{ mA} = 481 \text{ mW}$$

Since the junction-to-air thermal resistance is 44.2°C/W, this power dissipation results in a 22°C internal temperature rise. Ambient temperature up to 128°C can be supported for this configuration.

[TLV741P](#) and [TLV62568](#) are examples of low-cost LDO and buck converter respectively that may be used in this application. Both options reduce the power dissipation in ISOUSB211-Q1. However, the buck converter additionally reduces power dissipation at the system level, and also the current drawn from VBUS and local 3.3-V supplies.

This configuration offers the lowest power dissipation and the highest ambient temperature operation using external regulators.




Figure 8-7. Using ISOUSB211-Q1 with 1.8-V supplied with External Regulators

### 8.3.5 Example Configuration 3

In the application example shown in Figure 8-8, ISOUSB211-Q1 is powered using USB VBUS on the connector side, and a local 3.3-V digital supply on the microcontroller side to generate  $V_{3P3Vx}$ . The internal LDOs are used to generate  $V_{1P8Vx}$  on both sides like in Example Configuration 1. However, the  $V_{CC1}$  and  $V_{CC2}$  are connected to VBUS and 3.3 VLV, not directly like in Example Configuration 1, but through resistors R1 (20  $\Omega$ , 250 mW) and R2 (5  $\Omega$ , 50 mW) respectively.

The external resistors drop voltage, and dissipate power, helping reduce the power dissipation within ISOUSB211-Q1, and the corresponding temperature rise. The resistor values are decided keeping in mind that the  $V_{CCx}$  voltage can be as low as 2.4 V. Additional 1- $\mu$ F capacitors are needed on  $V_{CCx}$  pins.

In this scenario, the total power consumption inside the IC from both sides taken together is:


$$V_{BUS1} \times I_{VBUS1} + V_{BUS1} \times I_{VCC1} - 20 \Omega \times I_{VCC1} \times I_{VCC1} + V_{3P3V2} \times I_{3P3V2} + V_{3P3V2} \times I_{VCC2} - 5 \Omega \times I_{VCC2} \times I_{VCC2}$$

Assuming 5.25 V as the maximum value of VBUS, and 3.5 V as the maximum value of the 3.3-V local supply, the internal power dissipation is calculated as

$$5.25 \text{ V} \times 13.5 \text{ mA} + 5.25 \text{ V} \times 96 \text{ mA} - 20 \Omega \times 96 \text{ mA} \times 96 \text{ mA} + 3.5 \text{ V} \times 13.5 \text{ mA} + 3.5 \text{ V} \times 96 \text{ mA} - 5 \Omega \times 96 \text{ mA} \times 96 \text{ mA} = 728 \text{ mW}.$$

Since the junction-to-air thermal resistance is 44.2°C/W, this power dissipation results in a 33°C internal temperature rise. Ambient temperature up to 117°C can be supported for this configuration.

This configuration offers a middle path between [Example Configuration 1](#) and [Example Configuration 2](#), achieving lower temperature rise, and higher ambient temperature operation, with the addition of only two resistors and two capacitors.



**Figure 8-8. Using ISOUSB211-Q1 with Resistors in series with  $V_{CCx}$  pins**

## 8.4 Power Supply Recommendations

0.1  $\mu\text{F}$  capacitors are recommended to be placed very close to  $V_{3P3Vx}$  pins to  $\text{GND}_x$ . 1- $\mu\text{F}$  capacitors are recommended to be placed very close to  $V_{BUSx}$  pins to  $\text{GND}_x$ . 2- $\mu\text{F}$ , 0.1- $\mu\text{F}$ , and 10-nF capacitors are recommended to be placed between  $V_{1P8Vx}$  and  $\text{GND}_x$ , between pins 4 and 3, between pins 25 and 26, between pins 11 and 12, and between pins 25 and 26 respectively, as close to the device as possible. Place the lower value capacitors closer to the IC. If  $V_{CCx}$  pins are connected through resistors as shown in [Example Configuration 3](#) 1- $\mu\text{F}$  capacitors are recommended to be placed between  $V_{CCx}$  (pins 5, 24) and  $\text{GND}_x$  (pins 3, 26), as close to the device as possible, with higher priority being accorded to the capacitors on  $V_{1P8Vx}$  pins.

These decoupling capacitor recommendations are irrespective of whether the 3.3 V and 1.8 V supplies are provided externally or generated using internal LDOs.

Refer to the [Section 8.5.1.1](#) section for recommended placement of the decoupling capacitors. Small footprint capacitors (0402/0201) are recommended so that these may be placed very close to the supply pins and corresponding ground pins on the top layer without the use of vias. The capacitors on  $V_{1P8Vx}$  supplies are higher in priority when considering placement close to the IC.

While isolating a host/hub or bus-powered peripherals, isolated power is needed and can be generated with the help of a transformer driver such as TI's [SN6505B](#). For such applications, detailed power supply design, and transformer selection recommendations are available in the [SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet](#). If CDP functionality is enabled while isolation host/hub, the isolated power supply must be capable of delivering 1.5 A on VBUS.

## 8.5 Layout

### 8.5.1 Layout Guidelines

Three layers are sufficient to accomplish a low EMI PCB design. Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, optional power layer, and low-frequency signal layer.




- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- For best performance, it is recommended to minimize the length of D+/D- board traces from the MCU to ISOUSB211-Q1, and from ISOUSB211-Q1 to the connector. Vias and stubs on D+/D- lines must be avoided. This is especially important for High Speed Operation.
- Placing a solid ground plane just below the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow. D+ and D- traces must be designed for 90- $\Omega$  differential impedance and as close to 45- $\Omega$  single ended impedance as possible.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Decoupling capacitors must be placed on the top layer, and the routing between the capacitors and the corresponding to supply and ground pins must be completed in the top layer itself. There should not be any vias in the routing path between the decoupling capacitors and the corresponding supply and ground pins.
- ESD structures must be placed on the top layer, close to the connector, and right on the D+/D- traces without vias. Ground routing for the ESD structures must be made in the top layer if possible, else must have a strong connection to the ground plane with multiple vias.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- Connect a small plane (for example, 2 mm x 2 mm) to the GND pins on the top layer to improve thermal performance. Connect this to the ground player in the second layer with multiple vias. See [Layout Example](#) for details.

### 8.5.1.1 Layout Example

The layout example in this section shows the recommended placement for de-coupling capacitors and ESD protection diodes. A continuous ground plane is recommended below the D+/D- signal traces. Small footprint capacitors (0402/0201) are recommended so that these may be placed very close to the supply pins and corresponding ground pins and connected using the top layer. There should not be any vias in the routing path between the decoupling capacitors and the corresponding supply and ground pins. The capacitors on  $V_{1P8VX}$  supplies are higher in priority when considering placement close to the IC. The ESD protection diodes should be placed close to the connector with a strong connection to the ground plane. Pins 4 and 11 for  $V_{1P8V1}$  and pins 18 and 25 for  $V_{1P8V2}$  are connected together, but this connection is after the de-coupling capacitors. If more than 2 layers are available in the PCB, this connection should be made in an inner or bottom layer (ex. Layer 3 or 4) so as to not interrupt the ground plane under the D+/D- traces. The example shown is for an isolated host or hub, but similar considerations apply for isolated peripherals also. The 120- $\mu$ F capacitor on VBUS only applies to host or hub and should not be used for peripherals. A ferrite bead, with dc resistance less than 100 m $\Omega$ , may be optionally placed on the VBUS route, after the 100-nF (and 120- $\mu$ F) capacitors to prevent transients such as ESD from affecting the rest of the circuits.

For best performance, it is recommended to minimize the length of D+/D- board traces from the MCU to ISOUSB211-Q1, and from ISOUSB211-Q1 to the connector. Vias and stubs on D+/D- lines must be avoided. This is especially important for High Speed Operation.

Connect a small plane (for example, 2 mm x 2 mm) to the GND pins on the top layer to improve thermal performance. Connect this to the ground player in the second layer with multiple vias.



**Figure 8-9. Layout Example for ISOUSB211-Q1**

**8.5.1.2 PCB Material**

For digital circuit boards operating at less than 500 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over lower-cost alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

## 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Digital Isolator Design Guide](#)
- Texas Instruments, [Isolation Glossary](#)

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
March 2024	*	Initial Release

## 11 Mechanical, Packaging, and Orderable Information


The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGE OUTLINE

**DP0028A-C01**

**SSOP - 2.65 mm max height**

SMALL OUTLINE PACKAGE



**NOTES:**


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

**EXAMPLE BOARD LAYOUT**

**DP0028A-C01**

**SSOP - 2.65 mm max height**

SSOP



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

**DP0028A-C01**

**SSOP - 2.65 mm max height**


SSOP




NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

### 11.1 Tape and Reel Information



#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
XISOUSB211DPRQ1	SSOP	DP	28	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
XISOUSB211DPRQ1	SSOP	DP	28	2000	350.0	350.0	43.0



**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">XISOUSB211DPRQ1</a>	Active	Preproduction	SSOP (DP)   28	2000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
XISOUSB211DPRQ1.A	Active	Preproduction	SSOP (DP)   28	2000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
XISOUSB211DPRQ1.B	Active	Preproduction	SSOP (DP)   28	2000   LARGE T&R	-	Call TI	Call TI	-40 to 125	

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF ISOUSB211-Q1 :**

- Catalog : [ISOUSB211](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025