

# LMG5126 Wide-Input, 2.5MHz, Boost Converter

### 1 Features

- Input voltage 6.5V to 42V
  - Minimum 2.5V for V<sub>(BIAS)</sub> ≥ 6.5V or V<sub>OUT</sub> ≥ 6V
- Output Voltage 6V to 60V
  - 2% accuracy, internal feedback resistors
  - Bypass operation for  $V_I > V_{OUT}$ 
    - Boot refresh out of audio >20kHz
  - Dynamic output voltage tracking
    - Digital PWM tracking (DTRK)
    - Analog tracking (ATRK)
  - Over voltage protection (65V, 50V, 35V, 25V)
- Low shutdown I<sub>SD</sub> of 5µA typical (100uA maximum)
- Low operating I<sub>O</sub> of 1.5mA typical (2.5mA maximum)
- Stacking with interleaved multiphase operation
  - Up to 4-devices without external clock
- Switching frequency from 300kHz to 2.5MHz
  - Synchronization to external clock (SYNCIN)
  - Spread Spectrum (DRSS)
- Dynamically selectable switching modes (FPWM, Diode emulation)
- Current sense resistor or DCR sensing
- Average inductor current monitor
- Average input current limit
- Selectable current limit (29mV or 60mV)
- Selectable delay time (DLY)
- Power good indicator
- Programmable V<sub>I</sub> undervoltage lockout (UVLO)
- Lead-less RLF-22 package with wettable flanks
- Create a custom design using the LMG5126 with the WEBENCH® Power Designer

## 2 Applications

- High-end audio power supply
- Voltage stabilizer module
- Start-stop application

## 3 Description

The LMG5126 is a stackable multiphase synchronous boost converter. The device provides a regulated output voltage for lower or equal input voltage also supporting V<sub>I</sub> to V<sub>OUT</sub> bypass mode to save power. Up to 4 devices can be stacked with or without external clock.


V<sub>OUT</sub> can be dynamically programmed using the digital or analog ATRK/DTRK function. V<sub>I</sub> can be as low as 2.5V after startup as the internal VCC supply is automatically switched from  $V_{BIAS}$  to  $V_{OUT}$  for  $V_{BIAS}$ < 6.5V. The fixed switching frequency is set between 300kHz and 2.5MHz via a resistor on the RT-pin or the SYNCIN clock. The switching modes FPWM or Diode emulation can be changed during operation.

The implemented protections peak current limit, average input current limit, 120% input current limit, average inductor current monitor, over- and undervoltage protection or the thermal shutdown protect the device and the application.

## **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
LMG5126	VBT (VQFN-FCRLF, 22)	6mm × 4.5mm

- For all available packages, see Section 10.
- (2)The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application



# **Table of Contents**

1 Features	1	7 Application and Implemental 7.1 Application Information 7.2 Typical Application
4 Pin Configuration and Functions		7.3 Power Supply Recom
5 Specifications	5	7.4 Layout
5.1 Absolute Maximum Ratings	5	8 Device and Documentati
5.2 ESD Ratings	5	8.1 Device Support
5.3 Recommended Operating Conditions	6	8.2 Documentation Suppo
5.4 Thermal Information	6	8.3 Receiving Notification
5.5 Electrical Characteristics	6	8.4 Support Resources
5.6 Timing Requirements	. 11	8.5 Trademarks
5.7 Typical Characteristics	. 11	8.6 Electrostatic Discharge
6 Detailed Description	16	8.7 Glossary
6.1 Overview	. 16	9 Revision History
6.2 Functional Block Diagram	. 17	10 Mechanical, Packaging
6.3 Feature Description	18	Information
6.4 Device Functional Modes		

•	Application and implementation	. oc
	7.1 Application Information	. 36
	7.2 Typical Application	. 38
	7.3 Power Supply Recommendations	.50
	7.4 Layout	. 51
8	Device and Documentation Support	.53
	8.1 Device Support	
	8.2 Documentation Support	
	8.3 Receiving Notification of Documentation Updates	.53
	8.4 Support Resources	. 53
	8.5 Trademarks	. 53
	8.6 Electrostatic Discharge Caution	.54
	8.7 Glossary	.54
9	Revision History	
1	0 Mechanical, Packaging, and Orderable	
	Information	. 54



# **4 Pin Configuration and Functions**

## Note

A top mounted heat sink must be insulative not to short the SW and PGND terminals on the exposed GaN dies.




Figure 4-1. LMG5126 pin out (top view)

**Table 4-1. Pin Functions** 

F	PIN TYPE		DESCRIPTION	
NAME			DESCRIPTION	
AGND	1	G	Analog ground pin. Connect to the analog ground plane through a wide and short path.	
ATRK/DTRK	17	ı	Output regulation target programming pin. The output voltage regulation target can be programmed by connecting the pin through a resistor to AGND, or by controlling the pin voltage directly with a voltage in the recommended operating range of the pin from 0.2V to 2.0V. A digital PWM signal between 8% to 80% duty cycle sets the output voltage regulation in the recommended operating range.	
BIAS	6	Р	Supply voltage input to the VCC regulator. Connect a $1\mu F$ local BIAS capacitor from pin to ground.	
CFG1	11	I	Device configuration pin. Sets the Spread Spectrum mode, 120% peak current limit latch off, sense voltage and gate drive strength. Connect the pin through a resistor to AGND.	
CFG2	10	ı	Device configuration pin. Sets if the device is configured as single, primary or secondary device using the internal or external clock and the PGOOD configuration. Connect the pin through a resistor to AGND.	
COMP	18	0	Output of the internal transconductance error amplifier. Connect the loop compensation components between the pin and AGND.	
CSA	4	1	Current sense amplifier input. The pin operates as the positive input pin. Input to the internal undervoltage lockout for the input voltage. Connect the pin to the sense resistor.	

Copyright © 2025 Texas Instruments Incorporated

Product Folder Links: *LMG5126* 



## **Table 4-1. Pin Functions (continued)**

F	PIN		able 4-1. Fill Fullctions (continued)
NAME NO.		TYPE(1)	DESCRIPTION
CSB	5	I	Current sense amplifier input. The pin operates as the negative input pin. Connect the pin to the sense resistor.
DLY	16	0	Average input current limit delay setting pin. A capacitor from DLY to AGND sets the delay from when $V_{\text{IMON}}$ reaches 1.1V until the average input current limit is enabled.
EP	22	G	Exposed pad of the package. The Exposed pad must be connected to AGND and soldered to a large ground plane to reduce thermal resistance.
IMON/ILIM	20	0	Input current monitor and average input current limit setting pin. Sources a current proportional to the differential current sense voltage. A resistor is connected from this pin to AGND.
MODE	21	ı	Operation mode selection pin selecting DEM or FPWM. Connect the pin through a resistor to AGND or VCC. The pin can also be connected to a controller.
PGND	8	G	Power ground connection pin for low-side FET.
			Power-good indicator with open-drain output stage. The pin is pulled low when the output
PGOOD	12	0	voltage is less than the undervoltage threshold or greater than the overvoltage threshold based on the CFG2-pin setting. It is also pulled low indicating faults. The pin can be left floating if not used.
RT	15	0	Switching frequency setting pin. The switching frequency is programmed by a single resistor between the pin and AGND. The switching frequency is dynamically programmable during operation.
SS	19	0	Soft-start time programming pin. An external capacitor and an internal current source set the ramp rate of the internal error amplifier reference during soft start. The device forces diode emulation during soft-start time.
SW	7	Р	Switching node connection.
SYNCIN	13	I	External clock synchronization pin. Input for an external clock that overrides the free-running internal oscillator. Connect the SYNCIN pin to ground when SYNCIN is not used.
SYNCOUT	14	0	Clock output and OVP as well as ATRK current configuration pin. SYNCOUT provides a phase shifted clock output, set by the CFG2.pin. A resistor is connected to this pin to select the LMG5126 OVP level and enable the 20µA ATRK current.
UVLO/EN	3	ı	Undervoltage lockout programming pin. The converter start-up and shutdown levels can be programmed by connecting this pin to the supply voltage through a resistor divider. If greater than V <sub>UVLO-RISING</sub> , the device is enabled.
vcc	2	Р	Output of the internal VCC regulator and supply voltage input of the internal FET drivers. Connect a 4.7µF capacitor between the pin and PGND.
VOUT	9	Р	Output voltage pin. An internal feedback resistor voltage divider is connected from the pin to AGND.

<sup>(1)</sup> I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



## 5 Specifications

## 5.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range (unless otherwise specified)(1)

		MIN	MAX	UNIT
Input <sup>(2)</sup> Output <sup>(2)</sup> Operating junctic Storage tempera	BIAS to AGND	-0.3	50	
	UVLO/EN to AGND	-0.3	BIAS + 0.3	
	CSA to AGND	-0.3	50	
	CSA to CSB	-0.3	0.3	
	VOUT to AGND	-0.3	75	
Input <sup>(2)</sup>	SW to AGND	<b>–</b> 5	75	V
	SW to AGND (10ns)	-15	85	
	CFG1, CFG2, SYNCIN, ATRK/DTRK, DLY, MODE,	-0.3	5.5	
	RT to AGND	-0.3	2.5	
	GND to AGND	-0.3	0.3	
	GND to AGND (10ns)	-2	2	
	VCC to AGND	-0.3	5.8 <sup>(3)</sup>	V
Output(2)	PGOOD, SYNCOUT, SS, COMP, IMON/ILIM to AGND	-0.3	5.5	V
Output-	SW, VOUT current (continuous), T <sub>J</sub> = 25°C		35	Α
	SW, VOUT current (pulsed, 300µs), T <sub>J</sub> = 25°C		125	Α
Operating jur	nction temperature, T <sub>J</sub> <sup>(4)</sup>	-40	150	°C
Storage temp	perature, T <sub>STG</sub>	-55	150	C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Do not apply an external voltage directly to COMP, SS, RT pins.
- (3) Operating lifetime is derated when the pin voltage is greater than 5.5V.
- (4) High junction temperatures degrade operating lifetimes. Operating lifetime is derated for junction temperatures greater than 125°C.

## 5.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	All pins	±500	v
uischarge		Charged-device moder (CDIVI), per AEC Q100-011	Corner pins	±750	

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



## 5.3 Recommended Operating Conditions

Over the recommended operating junction temperature range (unless otherwise specified)(1)

		MIN	NOM MAX	UNIT
VI	Boost Input Voltage (when BIAS ≥ 6.5V or VOUT ≥ 6V)	2.5	42	V
V <sub>OUT</sub>	Boost Output Voltage	6	60	V
V <sub>BIAS</sub>	BIAS Input Voltage	6.5	42	V
V <sub>UVLO/EN</sub>	UVLO/EN Input Voltage	0	42	V
V <sub>MODE</sub>	MODE Input Voltage	0	5.25	V
V <sub>CSA</sub> , V <sub>CSB</sub>	Current Sense Input Voltage	2.5	42	V
V <sub>ATRK</sub>	ATRK Input Voltage	0.2	2	V
V <sub>DTRK</sub>	DTRK Input Voltage	0	5.25	V
V <sub>DLY</sub>	DLY Voltage	0	5.25	V
V <sub>PGOOD</sub>	PGOOD Voltage	0	5.25	V
V <sub>IMON/ILIM</sub>	IMON/ILIM Voltage	0	5.25	V
V <sub>SYNCIN</sub>	Synchronization Pulse Input Voltage	0	5.25	V
f <sub>SW</sub>	Switching Frequency Range	300	2500 <sup>(2)</sup>	kHz
f <sub>SYNCIN</sub>	Synchronization Pulse Frequency Range	300	2500 <sup>(2)</sup>	kHz
f <sub>DTRK</sub>	DTRK Frequency Range	100	2200	kHz
T <sub>J</sub>	Operating Junction Temperature	-40	150 <sup>(3)</sup>	°C

<sup>(1)</sup> Operating Ratings are conditions under the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics

## **5.4 Thermal Information**

		LMG5126	
	THERMAL METRIC <sup>(1)</sup>	VQFN-FCRLF	UNIT
		22 PINS	
R <sub>qJA</sub>	Junction-to-ambient thermal resistance	29.1	°C/W
R <sub>qJC(top)</sub>	Junction-to-case (top) thermal resistance	1.0	°C/W
R <sub>qJB</sub>	Junction-to-board thermal resistance	5.0	°C/W
УЈТ	Junction-to-top characterization parameter	3.7	°C/W
УЈВ	Junction-to-board characterization parameter	5.0	°C/W
R <sub>qJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

### 5.5 Electrical Characteristics

Typical values correspond to  $T_J$  = 25 °C. Minimum and maximum limits apply over  $T_J$  = -40 °C to 150 °C. Unless otherwise stated,  $V_I$  =  $V_{BIAS}$  = 12 V,  $V_{OUT}$  = 24 V,  $f_{SW}$  = 400 kHz

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRE	ENT (BIAS, VCC)					
I <sub>SD</sub>	$V_{l}$ current in shutdown state (BIAS connected to $V_{l}$ ). Current into BIAS, CSA, CSB, SW.	$V_{UVLO/EN} = 0V, V_{OUT} = 12V, T_{J} = -40$ °C to 85°C		5	100	μΑ
I <sub>SD_BIAS</sub>	BIAS-pin current in shutdown state.	V <sub>UVLO/EN</sub> = 0V, V <sub>OUT</sub> = 12V, T <sub>J</sub> = - 40°C to 85°C		2	5	μΑ
I <sub>SD_VOUT</sub>	VOUT-pin current in shutdown state.	V <sub>UVLO/EN</sub> = 0V, V <sub>OUT</sub> = 12V, T <sub>J</sub> = -40°C to 85°C		0.001	0.5	μΑ

<sup>2)</sup> Maximum switching frequency is programmed by RRT. The device supports up to 2500 kHz switching.

<sup>(3)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

www.ti.com

Typical values correspond to  $T_J$  = 25 °C. Minimum and maximum limits apply over  $T_J$  = -40 °C to 150 °C. Unless otherwise stated,  $V_I$  =  $V_{BIAS}$  = 12 V,  $V_{OUT}$  = 24 V,  $f_{SW}$  = 400 kHz

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>Q_BIAS_FPWM</sub>	BIAS-pin quiescent current in FPWM-Mode, internal clock (and IMON current is excluded	not-switching, RT	$V_{\rm UVLO/EN}$ = 2.0V, CFG1 = level 10, CFG2 = level 1, $V_{\rm ATRK}$ = 0.8V, no load, T <sub>J</sub> = -40°C to 125°C		1.5	2.5	mA
I <sub>Q_BIAS_DEM</sub>	BIAS-pin quiescent current in DEM-Mode, internal clock (no and IMON current is excluded	ot-switching, RT	$V_{\text{UVLO/EN}}$ = 2.0V, CFG1 = level 10, CFG2 = level 1, $V_{\text{ATRK}}$ = 0.8V, no load, $T_{\text{J}}$ = -40°C to 125°C		1.6	2	mA
I <sub>Q_VOUT_FPWM</sub>	VOUT-pin quiescent current i FPWM-Mode, internal clock (	,	$V_{\rm UVLO/EN}$ = 2.0V, CFG1 = level 10, CFG2 = level 1, $V_{\rm ATRK}$ = 0.8V, no load, T <sub>J</sub> = -40°C to 125°C		20	750	μΑ
I <sub>Q_BIAS_BYP</sub>	BIAS-pin current in bypass st IMON current is excluded).	ate (RT and	V <sub>UVLO/EN</sub> = 2.0V, CFG1 = level 10, CFG2 = level 1, V <sub>OUT</sub> = 12V, T <sub>J</sub> = -40°C to 125°C		1.5	8.5	mA
I <sub>BIAS</sub>	BIAS-pin bias current when V by BIAS, FPWM-Mode (not-sIMON current is excluded).		V <sub>BIAS</sub> = 12V, I <sub>VCC</sub> = 100mA		100	110	mA
I <sub>VOUT</sub>	VOUT-pin bias current when by VOUT, FPWM-Mode (not-		V <sub>BIAS</sub> = 3.3V, I <sub>VCC</sub> = 100mA		100	110	mA
VCC REGULLA	TOR (VCC)					'	
V <sub>BIAS-RISING</sub>	Threshold to switch VCC sup pin to BIAS-pin	ply from VOUT-	V <sub>BIAS</sub> rising	6.0	6.25	6.5	V
V <sub>BIAS-FALLING</sub>	Threshold to switch VCC sup to VOUT-pin	ply from BIAS-pin	V <sub>BIAS</sub> falling	5.6	5.9	6.2	V
V <sub>BIAS-HYS</sub>	VCC supply threshold hystere	esis		250	350		mV
V <sub>VCC-REG1</sub>	VCC regulation		No load	5.1	5.3	5.5	V
V <sub>VCC-REG2</sub>	VCC regulation during dropou	ut	V <sub>BIAS</sub> = 5.9V, I <sub>VCC</sub> = 100mA	4.5	5.2		V
V <sub>VCC-UVLO-</sub> RISING	VCC UVLO threshold		VCC rising	4.1	4.2	4.3	٧
V <sub>VCC-UVLO-</sub> FALLING	VCC UVLO threshold		VCC falling	3.8	3.9	4.0	V
V <sub>VCC-UVLO-HYS</sub>	VCC UVLO threshold hystere	esis	VCC falling		300		mV
I <sub>VCC-CL</sub>	VCC sourcing current limit		V <sub>VCC</sub> = 4V	100			mA
ENABLE (EN/U	VLO)						
V <sub>EN-RISING</sub>	Enable threshold		EN rising	0.50	0.55	0.6	V
V <sub>EN-FALLING</sub>	Enable threshold		EN falling	0.40	0.45	0.50	V
V <sub>EN-HYS</sub>	Enable hysteresis		EN falling		75		mV
R <sub>EN</sub>	EN pulldown resistance		V <sub>EN</sub> = 0.2V	30	37	50	kΩ
V <sub>UVLO-RISING</sub>	UVLO threshold		UVLO rising	1.05	1.1	1.15	V
V <sub>UVLO-FALLING</sub>	UVLO threshold		UVLO falling	1.025	1.075	1.125	V
V <sub>UVLO-HYS</sub>	UVLO hysteresis		UVLO falling		25		mV
I <sub>UVLO-HYS</sub>	UVLO pulldown hysteresis cu	ırrent	V <sub>UVLO</sub> = 0.7V	9	10	11	μA
			V <sub>UVLO/EN</sub> = 0.3V, pull-down resistor = active.		8	11	μΑ
I <sub>UVLO/EN</sub>	UVLO/EN-pin bias current		V <sub>UVLO/EN</sub> = 0.7V, 10μA current = active.	9	10	11	μA
			V <sub>UVLO/EN</sub> = 3.3V			1	μΑ
POWER SWITC	Н						
n	Call FET on registance	High-side	T 25°C		4	8.5	mΩ
R <sub>DS(on)</sub>	GaN FET on resistance	Low-side	T <sub>J</sub> = 25°C		4	8.5	mΩ
CONFIGURATION	ON (CFG1, CFG2, SYNCOUT)						
R <sub>CFGx_1</sub>	CFGx level 1 resistance				0	0.1	kΩ



Typical values correspond to  $T_J$  = 25 °C. Minimum and maximum limits apply over  $T_J$  = -40 °C to 150 °C. Unless otherwise stated,  $V_I$  =  $V_{BIAS}$  = 12 V,  $V_{OUT}$  = 24 V,  $f_{SW}$  = 400 kHz

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>CFGx_2</sub>	CFGx level 2 resistance			0.496	0.51	0.526	kΩ
R <sub>CFGx_3</sub>	CFGx level 3 resistance			1.11	1.15	1.19	kΩ
R <sub>CFGx_4</sub>	CFGx level 4 resistance			1.81	1.9	1.93	kΩ
R <sub>CFGx_5</sub>	CFGx level 5 resistance			2.65	2.7	2.82	kΩ
R <sub>CFGx_6</sub>	CFGx level 6 resistance			3.71	3.8	3.94	kΩ
R <sub>CFGx_7</sub>	CFGx level 7 resistance			4.95	5.1	5.26	kΩ
R <sub>CFGx_8</sub>	CFGx level 8 resistance			6.29	6.5	6.68	kΩ
R <sub>CFGx_9</sub>	CFGx level 9 resistance			8.00	8.3	8.50	kΩ
R <sub>CFGx_10</sub>	CFGx level 10 resistance			10.18	10.5	10.81	kΩ
 R <sub>CFGx_11</sub>	CFGx level 11 resistance			12.90	13.3	13.70	kΩ
R <sub>CFGx_12</sub>	CFGx level 12 resistance			15.71	16.2	16.69	kΩ
R <sub>CFGx_13</sub>	CFGx level 13 resistance			19.88	20.5	21.11	kΩ
 R <sub>CFGx_14</sub>	CFGx level 14 resistance			24.15	24.9	25.65	kΩ
R <sub>CFGx_15</sub>	CFGx level 15 resistance	FGx level 15 resistance		29.20	30.1	31.00	kΩ
R <sub>CFGx_16</sub>	CFGx level 16 resistance			35.40	36.5	38.60	kΩ
R <sub>SYNCOUT 1</sub>	SYNCOUT level 1 resistance	SYNCOUT level 1 resistance		0	24.9	26.15	kΩ
R <sub>SYNCOUT 2</sub>	SYNCOUT level 2 resistance	SYNCOUT level 2 resistance		29.94	31.5	33.09	kΩ
R <sub>SYNCOUT_3</sub>	SYNCOUT level 3 resistance			37.92	39.9	41.91	kΩ
R <sub>SYNCOUT 4</sub>	SYNCOUT level 4 resistance			46.17	48.6	51.03	kΩ
R <sub>SYNCOUT 5</sub>	SYNCOUT level 5 resistance			58.44	61.5	64.59	kΩ
R <sub>SYNCOUT_6</sub>	SYNCOUT level 6 resistance			70.98	75	78.45	kΩ
R <sub>SYNCOUT 7</sub>	SYNCOUT level 7 resistance			85.8	90.9	94.83	kΩ
R <sub>SYNCOUT 8</sub>	SYNCOUT level 8 resistance			104.04	110	200	kΩ
SWITCHING FE	REQUENCY						
V <sub>RT</sub>	RT regulation			0.7	0.75	0.8	V
f <sub>SW1</sub>	0 11 11 1		$f_{SW} = 300 \text{kHz}, RT = 104.4 \text{k}\Omega$	255	300	345	kHz
f <sub>SW2</sub>	Switching frequency		$f_{SW} = 2500 \text{kHz}, RT = 12 \text{k}\Omega$	2250	2500	2750	kHz
t <sub>ON-MIN</sub>	Minimum controllable on-time	<b>;</b>	f <sub>SW</sub> = 2500kHz	14	20	50	ns
t <sub>OFF-MIN</sub>	Minimum forced off-time		f <sub>SW</sub> = 2500kHz	45	65	85	ns
D <sub>MAX1</sub>			f <sub>SW</sub> = 300kHz	97%	98%	99%	
D <sub>MAX2</sub>	Maximum duty cycle limit		f <sub>SW</sub> = 2500kHz	78%	84%	90%	
	ATION (SYNCIN, SYNCOUT)						
f <sub>SYNC_DET_min</sub>	SYNCIN frequency activity detection	Spread Spectrum = off	f <sub>SW</sub> = 300kHz	120			kHz
fSYNC_DET	SYNCIN frequency activity detection vs RT set switching frequency	Spread Spectrum = off	RT = 12kΩ to 104.4kΩ	-60%			
	SYNCIN activity detection cyc	cles			3		cycles
_	Syncing frequency range	single device	Frequency synchronized to ext.	-45%		45%	
f <sub>SYNC</sub>	from RT set frequency during synchronization.	multi device	clock min. = 300kHz, max. = 2500kHz.	-22%		22%	
V <sub>SYNCIN_H</sub>	SYNCIN high level input voltage		SYNCIN rising	1.19		5.25	V
V <sub>SYNCIN_L</sub>	SYNCIN low level input voltage	ge	SYNCIN falling	-0.3		0.41	V
I <sub>SYNCIN</sub>	SYNCIN bias current				0.01	1	μΑ
	Minimum SYNCIN pullup / pu width	Ildown pulse		135			ns
			<u> </u>				

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

www.ti.com

Typical values correspond to  $T_J$  = 25 °C. Minimum and maximum limits apply over  $T_J$  = -40 °C to 150 °C. Unless otherwise stated,  $V_I$  =  $V_{BIAS}$  = 12 V,  $V_{OUT}$  = 24 V,  $f_{SW}$  = 400 kHz

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOUT PROGE	RAMMING (ATRK/DTRK)						
			ATRK = 0.2V	5.85	6	6.15	V
			ATRK = 0.4V	11.82	12	12.18	V
$V_{OUT\_REG}$	V <sub>OUT</sub> regulation with ATRK v	oltage	ATRK = 0.8V	23.64	24	24.36	V
			ATRK = 1.6V	47.28	48	48.72	V
			ATRK = 2V	59.10	60	60.90	V
G <sub>DTRK</sub>	Conversion ratio of DTRK du	ity cycle to V <sub>ATRK</sub>	f <sub>DTRK</sub> = 100kHz, 2200kHz		25		mV / %
	DTRK duty cycle range			8%		80%	
			f <sub>DTRK</sub> = 100kHz, DC = 8%	0.192	0.2	0.208	V
			f <sub>DTRK</sub> = 100kHz, DC = 40%	0.98	1	1.02	V
VATRIC	ATRK voltage for given DTR	K duty cycle	f <sub>DTRK</sub> = 100kHz, DC = 80%	1.98	2	2.02	V
V <sub>ATRK</sub>	ATTAI Vollage for given bitt	it duty cycle	f <sub>DTRK</sub> = 500kHz, DC = 8%	0.19	0.2	0.215	V
			f <sub>DTRK</sub> = 500kHz, DC = 40%	0.98	1	1.02	V
			f <sub>DTRK</sub> = 500kHz, DC = 80%	1.98	2	2.02	V
$V_{DTRK\_H}$	DTRK high level input voltag	e	DTRK rising	1.19		5.25	V
V <sub>DTRK_L</sub>	DTRK low level input voltage	•	DTRK falling	-0.3		0.41	V
I <sub>ATRK</sub>	Source current when activate setting at SYNCOUT	Source current when activated through resistor setting at SYNCOUT		19.8	20	20.2	μΑ
I <sub>ATRK/DTRK</sub>	ATRK/DTRK-pin bias current		20μA current is disabled, V <sub>ATRK/</sub>		0.01	1	μΑ
	Minimum DTRK pull-up / pul	l-down pulse width		25			ns
SOFT START	(SS)					•	
I <sub>SS</sub>	Soft-start current			42.5	50	57.5	μA
V <sub>SS-DONE</sub>	Soft-start done threshold			2.15	2.2	2.25	V
R <sub>SS</sub>	SS pulldown switch R <sub>DSON</sub>				37	70	Ω
V <sub>SS-DIS</sub>	SS discharge detection thres	shold		20	45	70	mV
CURRENT SE	ENSE (CSA, CSB)						
A <sub>CS</sub>	Current sense amplifier gain				10		V/V
$V_{CLTH}$	Positive peak current limit	60mV sensing	Referenced to CS input	54	60	66	mV
VCLIH	threshold	29mV sensing	Treferenced to GO input	24	29	35	mV
V <sub>NCLTH</sub>	Negative peak current limit threshold	60mV and 29mV sensing	Referenced to CS input, FPWM mode	-34	-28	-22	mV
V <sub>ICL</sub>	Input current limit	60mV sensing	Perferenced to CS input	64	72	84	mV
VICL	Input current limit 29mV sensing Referenced to CS input		Referenced to C3 input	30	38	45	mV
	Delta voltage between ICL	60mV sensing	Delta voltage between ICL and	6	12		mV
ΔV <sub>ICL_CLTH</sub>	and positive peak current threshold	29mV sensing	positive peak current threshold	3	6		mV
	Peak current limit trip delay				60		ns
			CS input falling, DEM CS input falling, DEM, T <sub>J</sub> = 0°C to	0	3	6	mV
V <sub>ZCD</sub>	ZCD threshold (CSA – CSB)	ZCD threshold (CSA – CSB)		0	3	5	mV
V <sub>ZCD_BYP</sub>	ZCD threshold in bypass mo	de (CSA – CSB).		-6	-2.5	0	mV
V <sub>SLOPE</sub>	Peak slope compensation ar	mplitude	Referenced to CS input, f <sub>SW</sub> = 300kHz	40	45	52	mV
I <sub>CSA</sub>	CSA current		Device in Standby state, V <sub>I</sub> =		150	170	μA
I <sub>CSB</sub>	CSB current		V <sub>BIAS</sub> = V <sub>OUT</sub> = 12V			1.2	μA



Typical values correspond to  $T_J$  = 25 °C. Minimum and maximum limits apply over  $T_J$  = -40 °C to 150 °C. Unless otherwise stated,  $V_I$  =  $V_{BIAS}$  = 12 V,  $V_{OUT}$  = 24 V,  $f_{SW}$  = 400 kHz

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT MO	NITOR / LIMITER WITH DELAY	(IMON/ILIM)					
G <sub>IMON</sub>	Transconductance Gain			0.320	0.333	0.346	μΑ/mV
I <sub>OFFSET</sub>	Offset current			2.7	4	5	μΑ
V <sub>ILIM</sub>	ILIM regulation target			0.93	1	1.07	V
V <sub>ILIM_th</sub>	ILIM activation threshold			1.05	1.1	1.25	V
V <sub>ILIM_reset</sub>	DLY reset threshold		ILIM falling, referenced to V <sub>ILIM</sub>	85%	89%	93%	
I <sub>DLY</sub>	DLY sourcing/sinking current			4	5	6	μΑ
V <sub>DLY_peak_rise</sub>			V <sub>DLY</sub> rising	2.45	2.6	2.75	V
V <sub>DLY_peak_fall</sub>			V <sub>DLY</sub> falling	2.25	2.4	2.55	V
V <sub>DLY_valley</sub>					0.2		V
ERROR AMPL	IFIER (COMP)						
Gm	Transconductance			0.7	1	1.3	mA/V
A <sub>COMP-PWM</sub>	COMP-to-PWM gain				1		V/V
V <sub>COMP-MAX</sub>	-		COMP rising	2.3	2.55	2.9	V
	COMP minimum clamp voltage		COMP falling	0.38	0.48	0.55	V
V <sub>COMP-MIN</sub>	COMP minimum clamp voltag	-	COMP falling	0.13	0.16	0.19	V
V <sub>COMP-offset</sub>	Offset in respect to min clamp		COMP falling	0.01	0.03	0.06	V
I <sub>SOURCE-MAX</sub>	Maximum COMP sourcing current		V <sub>COMP</sub> = 1V, V <sub>ATRK</sub> = 2V	150			μA
I <sub>SINK-MAX</sub>	Maximum COMP sinking curr	rent	V <sub>COMP</sub> = 1V, V <sub>ATRK</sub> = 0.5V	90			μA
OPERATION M	IODES						•
V <sub>MODE_H</sub>	MODE-pin high level	FPWM		1.19		5.25	V
V <sub>MODE_L</sub>	MODE-pin low level	DEM		-0.3		0.41	V
I <sub>MODE</sub>	MODE-pin bias current	1	MODE = 3.3V		0.01	1	μA
	E AND UNDERVOLTAGE MON	IITOR	1				
V <sub>OVP-H</sub>	Overvoltage threshold rising		V <sub>OUT</sub> rising (referenced to error amplifier reference)	108%	110%	112%	
V <sub>OVP-L</sub>	Overvoltage threshold falling		V <sub>OUT</sub> falling (referenced to error amplifier reference)	101%	103%	105%	
		25V setting		23	24	25	V
.,	Max. overvoltage threshold	35V setting	V <sub>OUT</sub> rising (referenced to error	33	34	35	V
$V_{OVP\_max-H}$	rising	50V setting	amplifier reference)	48	49	50	V
		65V setting		63	64	65	V
		25V setting		22	23	24	V
	Max. overvoltage threshold	35V setting	V <sub>OUT</sub> falling (referenced to error	32	33	34	V
$V_{OVP\_max-L}$	falling	50V setting	amplifier reference)	47	48	49	V
		65V setting	-	62	63	64	V
V <sub>UVP-H</sub>	Undervoltage threshold		V <sub>OUT</sub> rising (referenced to error amplifier reference)	91%	93%	95%	
V <sub>UVP-L</sub>	Undervoltage threshold		V <sub>OUT</sub> falling (referenced to error amplifier reference)	88%	90%	92%	
PGOOD	•		•	•			
R <sub>PGOOD</sub>	PGOOD pull-down switch R <sub>D</sub>	SON	1mA sinking		90	180	Ω
	Minimum BIAS for valid PGO		$R_{5V} = 7.81 \text{k}\Omega, V_{PGOOD} < 0.4V$	2			V
THERMAL SH	UTDOWN (TSD)			1			
T <sub>TSD-RISING</sub>	Thermal shutdown threshold		Temperature rising		175		°C

www.ti.com

Typical values correspond to  $T_J$  = 25 °C. Minimum and maximum limits apply over  $T_J$  = -40 °C to 150 °C. Unless otherwise stated,  $V_I = V_{BIAS} = 12 \text{ V}$ ,  $V_{OUT} = 24 \text{ V}$ ,  $f_{SW} = 400 \text{ kHz}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>TSD-HYS</sub> Thermal shutdown hysteresis				15		°C
TIMINGS	TIMINGS					
t <sub>d</sub>	Dead time	Driver setting = strong		5		ns
STANDBY <sub>timer</sub>	STANDBY timer		130	150	170	μs

## 5.6 Timing Requirements

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
OVERALL DE	VICE FEATURES					
	Minimum time low EN toggle	time measured from EN toggle from H to L and from L to H	1			μs

## 5.7 Typical Characteristics

The following conditions apply (unless otherwise noted):  $T_J = 25$ °C;  $V_{BIAS} = 12V$ 




Figure 5-1. BIAS-Pin Current vs BIAS-Pin Voltage During shutdown




Figure 5-2. Shutdown Current vs Temperature




Figure 5-3. BIAS-Pin Current vs Temperature during Shutdown




Figure 5-4. BIAS-Pin Quiescent Current vs BIAS-Pin Voltage



## **5.7 Typical Characteristics (continued)**

The following conditions apply (unless otherwise noted):  $T_J = 25$ °C;  $V_{BIAS} = 12V$ 




Figure 5-5. BIAS-Pin Quiescent Current vs BIAS-Pin Voltage




Figure 5-7. VOUT-pin Quiescent Current vs Temperature




Figure 5-9. Undervoltage Lockout Hysteresis Current vs
Temperature




Figure 5-6. BIAS-Pin Quiescent Current vs BIAS-Pin Voltage




Figure 5-8. Undervoltage Lockout (UVLO) vs Temperature




Figure 5-10. Switching Frequency vs RT Resistance

Product Folder Links: *LMG5126* 

12

## **5.7 Typical Characteristics (continued)**

The following conditions apply (unless otherwise noted):  $T_J = 25$ °C;  $V_{BIAS} = 12V$ 




Figure 5-11. Switching Frequency vs Temperature




Figure 5-13. Switching Frequency vs Load Current




Figure 5-15. Minimum Controllable on Time vs Frequency




Figure 5-12. Switching Frequency vs Temperature




Figure 5-14. Minimum Controllable on Time vs Temperature




Figure 5-16. Maximum Duty Cycle vs Switching Frequency



## **5.7 Typical Characteristics (continued)**

The following conditions apply (unless otherwise noted):  $T_J = 25$ °C;  $V_{BIAS} = 12V$ 




Figure 5-17. Synchronization Switching Frequency (SYNCIN) vs RT-Pin Set Switching Frequency




Figure 5-18.  $V_{OUT}$  Voltage vs  $V_{ATRK}$  Voltage




Figure 5-19. ATRK Current I<sub>ATRK</sub> vs Temperature




Figure 5-20. Softstart Current  $I_{SS}$  vs Temperature




Figure 5-21. Peak Current Limit Voltage  $V_{\text{CLTH}}$  vs Temperature




Figure 5-22. Average Current Limit Voltage  $V_{\text{ILIM}}$  vs Temperature


Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

12.2

# **5.7 Typical Characteristics (continued)**

The following conditions apply (unless otherwise noted):  $T_J = 25$ °C;  $V_{BIAS} = 12V$ 





## 6 Detailed Description

### 6.1 Overview

The LMG5126 is a wide input range boost converter using integrated GaN FETs. The device provides a regulated output voltage if the input voltage is equal or lower than the adjusted output voltage. The resistor-to-digital (R2D) interface offers the user a simple and robust selection of all the device functionality.

The operation modes DEM (Diode Emulation Mode) and FPWM (Forced Pulse Width Modulation) are on-the-fly pin-selectable during operation. The peak current mode control operates with fixed switching frequency set by the RT-pin. Through the activation of the dual random spread spectrum operation, EMI mitigation is achievable at any time of the design process.


The integrated average current monitor can help monitor or limit input current. The output voltage can be dynamically adjusted during operation (dynamic voltage scaling and envelope tracking). The adjustment is either possible by changing the analog reference voltage of the ATRK/DTRK-pin or the adjustment can be done directly with a PWM input signal on the ATRK/DTRK-pin.

The internal wide input LDOs provide a robust supply of the device functionality under different input and output voltage conditions. Due to the high drive capability and the automatic and headroom depended voltages selection, the power losses are kept at a minimum. The separate BIAS-pin can be connected to the input, output, or an external supply to further reduce power losses in the device. At all times, the internal supply voltage is monitored to avoid undefined failure handling.

The devices built-in protection features provide a safe operation under different fault conditions. There is a  $V_1$  undervoltage lockout protection to avoid brownout situations. Because the input UVLO threshold and hysteresis can be configured through an external feedback divider, the brownout is avoided under the different designs. The device has an output overvoltage protection. The selectable hiccup overcurrent protection avoids excessive short circuit currents by using the internal cycle-by-cycle peak current protection. Due to the integrated thermal shutdown, the device is protected against thermal damage caused by an overload condition. All output-related fault events are monitored and indicated at the open-drain PGOOD-pin of the device.



# **6.2 Functional Block Diagram**





## 6.3 Feature Description

## 6.3.1 Device Configuration

The CFG1-pin defines the Clock Dithering, the 120% input current limit protection (I<sub>CL latch</sub>) and max. Overvoltage Protection behavior (OVP<sub>max latch</sub>), the sense voltage and the gate driver strength. The levels shown in Table 6-1 are selected by the specified resistors in Section 5.

Enables dual random spread spectrum (DRSS) clock dithering or disables clock dithering. Clock Dithering:

When latch<sub>ICL&OVP max</sub> is enabled and the peak current limit is exceeded by 20% or V<sub>OUT</sub>

reaches OVP<sub>max</sub>, the device goes to the FAULT state (turns off and is latched). When latch<sub>ICL&OVP max</sub>: latch<sub>ICL&OVP</sub> max is disabled the device stays active and tries to limit the inductor current at

peak current limit or V<sub>OUT</sub> below the OVP<sub>max</sub> level.

The device inductor peak current limit voltage V<sub>(CSA - CSB)</sub> at the sense resistor can be set to Sense Voltage:

29mV or 60mV.

The internal GaN FET gate driver strength can be set to weak (slower switch node rising/ falling) or strong (faster switch node rising/falling). For highest performance (efficiency), the Gate Drive Strength:

strong setting can be used, while for lowest EMI or not optimized PCB layout the weak

setting is the better choice.

Table 6-1. CFG1-pin Settings

Level	Clock Dithering	latch <sub>ICL&amp;OVP_max</sub>	Gate Drive Strength	Sense Voltage
1			weak	29mV
2		enabled	weak	60mV
3		enabled	atrona	29mV
4	enabled (DRSS)		strong	60mV
5	enabled (DR33)		weak	29mV
6		disabled	weak	60mV
7			atrona	29mV
8			strong	60mV
9		enabled	weak	29mV
10			weak	60mV
11			atrona	29mV
12	disabled		strong	60mV
13	disabled		weak	29mV
14		disabled	weak	60mV
15		uisabieu	atrong	29mV
16			strong	60mV

The CFG2-pin defines the power good pin OVP behavior and if the device uses the internal clock generator or an external clock applied at the SYNCIN-pin. Additionally, the CFG2-pin configures if the device is used as a single device or is part of a multi device configuration, the SYNCIN and SYNCOUT-pin is enabled/disabled accordingly. During clock synchronization the clock dither function is disabled. The levels shown in Table 6-2 are selected by the specified resistors in Section 5.

When PGOOD<sub>OVP</sub> enable is enabled the PGOOD-pin is pulled low for V<sub>OUT</sub> above OVP

(Overvoltage Protection) or below the UV (Undervoltage) threshold. If PGOOD<sub>OVP enable</sub> is disabled the PGOOD-pin is only pulled low when V<sub>OUT</sub> is below UV (Undervoltage)

threshold.

Submit Document Feedback

 $\mathsf{PGOOD}_{\mathsf{OVP\_enable}} :$ 

Defines if the device is used stand-alone (single) using the internal oscillator or an external

clock or in a multichip configuration. The device acts as controller in a multi device

configuration when the device is configured as primary using the internal oscillator or an external clock applied at the SYNCIN-pin. At the SYNCOUT-pin a phase shifted clock (90°, Single / Multichip:

120° or 180°) is generated for the next device. The device is used as secondary syncing the clock to the SYNCIN-pin signal when the device is configured as secondary. At the SYNCOUT-pin a phase shifted clock (90° or 120°) can be generated for the next device.

Defines if the clock syncing function at the SYNCIN-pin is enabled or disabled. The device is only syncing to an external clock applied to the SYNCIN-pin when SYNCIN is active. The

SYNCIN-pin circuit is disabled to save power when SYNCIN is disabled.

Defines if the SYNCOUT-pin is enabled or disabled. A clock is only generated at the SYNCOUT:

SYNCOUT-pin when SYNCOUT is active. The clock generation at the SYNCOUT-pin is

disabled to save power when SYNCOUT is disabled.

SYNCOUT Phase

Shift:

SYNCIN:

Phase shift of the SYNCOUT signal.

In case the internal oscillator is used the clock dithering is set according to the CFG1-pin setting Clock Dithering Mode. When an external clock is used the clock dithering function is Clock Dithering:

disabled ignoring the CFG1-pin setting.

Table 6-2. CFG2-pin Settings

Level	PGOOD <sub>OVP_enable</sub>	Single / Multichip	SYNCIN	SYNCOUT	Clock Dithering
1		Single int. clock	disabled	disabled	CFG1-pin
2		Single ext. clock		disabled	
3				90°	
4		Primary		120°	
5	enabled		enabled	180°	disabled
6	1			disabled	
7		Secondary		90°	
8				120°	
9		Single int. clock	disabled	dia a la la al	CFG1-pin
10	1	Single ext. clock		disabled	
11	1			90°	
12		Primary		120°	
13	- disabled		enabled	180°	disabled
14	1			disabled	
15	1	Secondary		90°	
16	1			120°	

The SYNCOUT-pin is used at startup to define the maximum V<sub>OUT</sub> Over Voltage Protection level (OVP<sub>max</sub>) and the 20μA ATRK-pin current. Enable the 20μA ATRK-pin current to program V<sub>OUT</sub> with a resistor, for voltage tracking TI recommends disabling the current. The levels shown in Table 6-3 are selected by the specified resistors in Section 5.

OVP<sub>max</sub>: Sets the maximum  $V_{OUT}$  overvoltage protection level to 25V, 35V, 50V or 65V.

20µA ATRK-pin

current:

Enables and disables the 20µA ATRK-pin current.



<b>Table 6-3. S</b>	YNCOUT-Pin	<b>Settings</b>
---------------------	------------	-----------------

Level	OVP <sub>max</sub>	20μΑ ATRK-pin current
1	25V	enabled
2	230	disabled
3	35V	enabled
4	337	disabled
5	50V	enabled
6	50ν	disabled
7	65V	enabled
8	037	disabled

### 6.3.2 Device Enable/Disable (UVLO/EN)

During shutdown the UVLO/EN-pin is pulled low by the internal resistor  $R_{EN}$ . When  $V_{UVLO/EN}$  rises above  $V_{EN-RISING}$ ,  $R_{EN}$  is disabled and the  $I_{UVLO/EN}$  (typically 10µA) current source is enabled to provide the UVLO functionality. The device boots up, reads the configuration and enters STANDBY state (see Functional State Diagram). When  $V_{UVLO/EN}$  rises above  $V_{UVLO-RISING}$  the  $I_{UVLO/EN}$  current source is disabled and the device enters START state executing the soft-start ramping up  $V_{OUT}$  in DEM operation. A hysteresis  $V_{EN-HYS}$  and  $V_{UVLO-HYS}$  is implemented. Select the external UVLO resistor voltage divider ( $R_{UVT}$  and  $R_{UVB}$ ) according to Equation 1 and Equation 2.

$$R_{UVT} = \frac{V_{I\_ON} - \frac{V_{UVLO} - RISING}{V_{UVLO} - FALLING} \times V_{I\_OFF}}{I_{IUVLO} - HYS}$$
(1)

$$R_{UVB} = \frac{V_{UVLO} - FALLING \times R_{UVT}}{V_{I\_OFF} - V_{UVLO} - FALLING}$$
 (2)

#### where

- V<sub>I ON</sub> is the input voltage where the device turns on.
- V<sub>I\_OFF</sub> is the input voltage where the device turns off.

A UVLO capacitor ( $C_{UVLO}$ ) is required in case  $V_I$  drops below  $V_{OFF}$  momentarily during startup or a load transient at low  $V_I$ . If the required UVLO capacitor is large, an additional series UVLO resistor ( $R_{UVLOS}$ ) can be used to quickly raise the voltage at the UVLO-pin when  $I_{UVIO-HYS}$  is disabled.

The UVLO/EN-pin voltage is not allowed to exceed the BIAS-pin voltage +0.3V (see Absolute Maximum Ratings) as the ESD-diode between UVLO/EN-pin and BIAS-pin gets conducting. However, a higher voltage up to 42V (Recommended Operating Conditions) is applicable at the UVLO/EN-pin when the current is limited to maximum 100µA with a series resistor.




Figure 6-1. Functional Block Diagram UVLO and EN

## 6.3.3 Multi Device Operation

For multi device configuration the phase shift between the phases is set by the CFG2-pin (see CFG2-pin Settings). The CFG2-pin is read out during boot up and the setting is latched. The primary device switching frequency can be synchronized to an external clock applied at the SYNCIN-pin (see Switching Frequency and Synchronization (SYNCIN)). The primary device sets the switching frequency and communicates the operation mode via the SYNCOUT-pin to the secondary device.

Table 6-4. Primary to Secondary device communication

Pin	Primary SYNCIN = off	Primary SYNCIN = on	Secondary SYNCOUT = off	Secondary SYNCOUT = on
SYNCIN	Disabled	High: Use internal oscillator. Pulse: Sync to external clock. Low: Use internal oscillator.	High: Bypass mode. Pulse: Operation as defined by MODE-pin. Low: Stop switching.	High: Bypass mode. Pulse: Operation as defined by MODE-pin. Low: Stop switching.
SYNCOUT	High: Communicate bypass mode to secondary device. Pulse: Communicate normal operation. Low: Communicate stop switching to secondary device.	High: Communicate bypass mode to secondary device. Pulse: Communicate normal operation. Low: Communicate stop switching to secondary device.	Disabled	High: Communicate bypass mode to secondary device. Pulse: Communicate normal operation. Low: Communicate stop switching to secondary device.




Figure 6-2. 2 Devices 2-phase Operation






Figure 6-3. 3 Devices 3-phase Operation




Figure 6-4. 4 Devices 4-phase Operation




Figure 6-5. 2-Device Configuration




Figure 6-6. 3-Device Configuration




Figure 6-7. Typical Application 2-device, 2-phase Operation

### 6.3.4 Switching Frequency and Synchronization (SYNCIN)

The switching frequency of 300kHz to 2.5MHz is set by the RT resistor connected between the RT-pin and AGND. The RT resistor must be selected between  $12k\Omega$  and  $100k\Omega$  according to Equation 4. If configured to use an external clock the device can synchronize the switching frequency to an external clock applied at the SYNCIN-pin. For single device configuration within  $\pm 50\%$  of the set frequency by the RT-pin, in multi device configuration within  $\pm 25\%$ . The internal clock is synchronized at the rising edge of the external clock signal applied at the SYNCIN-pin. The CFG1-pin Spread Spectrum setting is ignored during frequency synchronization and clock dithering is disabled.

The device always starts with the internal clock and starts synchronizing to an applied external clock during the START PHASE and the ACTIVE state (see Functional State Diagram). The device synchronizes to the external clock as soon as the clock is applied and switches back to the internal clock in case the external clock stops.

$$F_{SW} = \frac{1}{\frac{R_{RT} \times s}{31.5G\Omega} + 18ns}$$
 (3)

$$R_{RT} = \left(\frac{1}{F_{SW}} - 18 \text{ ns}\right) \times 31.5 \frac{G\Omega}{s} \tag{4}$$

$$\frac{\text{SYNCIN}}{\text{RT programmed internal OSC}} \qquad \qquad 3 \text{ cycles} \qquad 10 \text{ cycles} \qquad \text{Clock Syncin_L} \qquad \text{RT programmed internal OSC}$$

Figure 6-8. Clock Synchronization

## 6.3.5 Dual Random Spread Spectrum (DRSS)

The device provides a digital spread spectrum, which reduces the EMI of the power supply over a wide frequency range. Enable the spread spectrum by the CFG1-pin setting. When the spread spectrum is enabled, the internal modulator dithers the internal clock. When the device is configured to use an external clock applied at the SYNCIN-pin, the internal spread spectrum is disabled. DRSS combines a low frequency triangular modulation profile with a high frequency cycle-by-cycle random modulation profile. The low frequency triangular modulation improves performance in lower radio frequency bands (for example AM band), while the high frequency random modulation improves performance in higher radio frequency bands (for example FM band). In addition, the frequency of the triangular modulation is further modulated randomly to reduce the likelihood of

any audible tones. To minimize output voltage ripple caused by spread spectrum, duty cycle is modified on a cycle-by-cycle basis to maintain a nearly constant duty cycle when dithering is enabled.




Figure 6-9. Dual Random Spread Spectrum

### 6.3.6 Operation Modes (BYPASS, DEM, FPWM)

The device supports bypass mode, forced PWM (FPWM) and diode emulation mode (DEM) operation. The mode can be changed on the fly and is set by the MODE-pin. Bypass mode is automatically activated for  $V_{OUT} < V_{I}$ . In multi-device stacked operation all devices must use the same mode.

The device operation mode is set to DEM for  $V_{MODE} < 0.4V$  and to FPWM for  $V_{MODE} > 1.2V$ .

**Table 6-5. Mode-pin Settings** 

Operation Mode	MODE-pin
DEM	V <sub>MODE</sub> < 0.4V
FPWM	V <sub>MODE</sub> > 1.2V

In Diode Emulation Mode (DEM) current flow from  $V_{OUT}$  to  $V_{I}$  is prevented. The SW-pin voltage is monitored during the high-side on time and the high-side switch is turned off when the voltage falls below the zero current detection threshold  $V_{ZCD}$ . The device works in Discontinuous Conduction Mode (DCM) for light load and finally skips pulses, which improves light load efficiency. In DEM operation when COMP falls below typically 460mV the controller starts skipping pulses. Calculate the skip entry point for the input current with formula Equation 5 and for the output current with formula Equation 6. The internal boot capacitor needs to stay charged also during pulse skipping to drive the high side FET which causes boot refresh pulses. As current flow from  $V_{OUT}$  to  $V_{I}$  is prevented, a minimum load according to Equation 7 and Equation 8 is required to prevent  $V_{OUT}$  voltage runaway during pulse skipping. In case there is not enough load to compensate for the boot refresh pulses,  $V_{OUT}$  increases to the programmed  $V_{OVP}$  max level.

$$I_{\text{I\_skip}} = \frac{1.5\mu \times \frac{V_{\text{I}}}{L}}{0.48 \times \frac{f_{\text{SW}}}{40K} + 250\mu \times R_{\text{SNS}} \times \frac{V_{\text{I}}}{L}}$$
(5)

$$I_{OUT\_skip} = \frac{\frac{V_I}{V_{OUT}} \times \frac{V_I}{L} \times 1.5\mu}{0.48 \times \frac{f_{SW}}{40K} + 250\mu \times R_{SNS} \times \frac{V_I}{L}}$$
(6)

$$I_{OUT\_LOAD} = \frac{V_I^2 \times F_{SW} \times 0.0484 \mu s^2}{2 \times (V_{OUT} - V_I) \times L}$$
 (7)



$$R_{LOAD} = \frac{2 \times V_{OUT} \times (V_{OUT} - V_I) \times L}{V_I^2 \times F_{SW} \times 0.0484 \mu s^2}$$
(8)

In Forced Pulse With Modulation Mode (FPWM) the converter keeps switching also for light load with fixed frequency in continuous conduction mode (CCM). This mode improves light load transient response.




Figure 6-10. Inductor current waveform for the different operation modes.

In Bypass Mode (BYPASS)  $V_I$  is connected to  $V_{OUT}$  (no regulation) by turning on the high side FET. Positive current flowing from  $V_I$  to  $V_{OUT}$  cannot be controlled while current flow from  $V_{OUT}$  to  $V_I$  is prevented for DEM setting and limited to  $V_{NCLTH}$  for FPWM setting. During Bypass Mode the device initiates boot refresh pulses with a frequency >20kHz to keep the boot capacitor charged.

The device enters and exits Bypass mode when the conditions in table Bypass Mode Entry, Exit are met.

Table 6-6. Bypass Mode Entry, Exit

Operation Mode	Bypass	Conditions
DEM / FPWM	Entry	$V_{OUT} < V_I - 100mV$ and $V_{COMP} < V_{COMP-MIN} + 100mV$
DEM	Exit	$V_{COMP} > V_{COMP-MIN} + 100mV   $ $(V_{CSA} - V_{CSB}) < V_{ZCD\_BYP}$
FPWM	Exit	$V_{COMP} > V_{COMP-MIN} + 100mV   $ $(V_{CSA} - V_{CSB}) < V_{NCLTH}$






Figure 6-11. Bypass Mode Entry, Exit

## 6.3.7 VCC Regulator, BIAS (BIAS-pin, VCC-pin)

The gate driver is powered by an internal 5V VCC regulator. The VCC regulator is sourced from the BIAS-pin supporting up to 42V for  $V_{BIAS} > V_{BIAS-RISING}$  or the VOUT-pin for  $V_{BIAS} < V_{BIAS-FALLING}$ . Connect the BIAS-pin to a voltage ≥2.5V (for example V<sub>I</sub> or 5V) as the reference system is permanently supplied by the BIAS-pin and shuts down for voltages <2V. The recommended VCC capacitor value is 4.7µF.

The integrated current limit prevents device damage when VCC is overloaded or the VCC-pin is shorted to ground. VCC can source up to 100mA (I<sub>VCC-CL</sub>).




Figure 6-12. On the Fly BIAS Supply Selection

### 6.3.8 Soft Start (SS-pin)

At start-up during the START state (see Functional State Diagram) the device regulates the error amplifiers reference to the SS-pin voltage or the ATRK/DTRK-pin voltage, whichever is lower. The regulated reference results in a gradual rise of the output voltage V<sub>OUT</sub>. During soft start the device forces diode emulation mode (DEM) until the soft start done signal is generated.

The external soft start capacitor is first discharged to the V<sub>SS-DIS</sub> voltage, then charged by the I<sub>SS</sub> current and the soft start done signal is generated when V<sub>SS-DONE</sub> is reached. The soft start time (t<sub>SS</sub>) varies with the input supply voltage as V<sub>OUT</sub> is equal to V<sub>I</sub> at startup. In figure Soft Start at the time t<sub>1</sub> the soft start current is activated. At t2 the soft start voltage reached the V1 voltage level and VOUT starts to rise until VOUT reaches the programmed V<sub>OUT</sub> value at t<sub>3</sub>. The soft start done signal is generated at t<sub>4</sub> when the SS-pin voltage reaches V<sub>SS-DONE</sub>. The SS-pin voltage continues to rise until V<sub>VCC</sub> is reached where the soft start current is deactivated.

$$t_{SS_{-}t1_{-}t4} = 2.2 \times \frac{c_{SS}}{I_{SS}}$$
 (9)




Figure 6-13. Soft Start

## 6.3.9 V<sub>OUT</sub> Programming (VOUT, ATRK, DTRK)

The output voltage  $V_{OUT}$  is sensed at the VOUT-pin. Program  $V_{OUT}$  between 6V and 60V by connecting a  $10k\Omega$  to  $100k\Omega$  resistor at the ATRK/DTRK-pin, applying a voltage between 0.2V and 2V or a digital signal between 8% and 80% duty cycle. At startup during the STANDBY state (see Functional State Diagram) the ATRK/DTRK-pin programming method analog signal or digital signal is detected. At the transition to the START state the ATRK/DTRK-pin programming method is latched and cannot be changed during operation. Allow a DTRK signal to be present for at least three cycles so that the DTRK signal is detected before the programming method latches. ATRK supports up to 10kHz signals, however, change the ATRK-pin voltage or the DTRK duty cycle slow enough that  $V_{OUT}$  is able to follow. In case the ATRK/DTRK-pin set reference voltage is changed faster than the converters bandwidth, the inductor current exceeds peak current limit until the slope compensation settles. The device tries to regulate  $V_{OUT}$  as well for ATRK < 0.2V or > 2V, but performance is not endured. Enable the  $20\mu A$  current by SYNCOUT setting for  $V_{OUT}$  programming by resistor. The  $20\mu A$  current is sourced through the ATRK-pin and generates the required ATRK voltage for the target VOUT voltage via the external resistor. For analog tracking (ATRK) or digital tracking (DTRK), TI recommends to disable the 20uA current.

Equation for programming V<sub>OUT</sub> by resistor:

$$R_{ATRK} = \frac{V_{OUT}}{6V} \times 10k\Omega \tag{11}$$

Equation for programming V<sub>OUT</sub> by voltage (ATRK):

$$V_{OUT} = V_{ATRK} \times 30$$
 (12)

Equation for programming V<sub>OUT</sub> by digital signal (DTRK):

$$V_{OUT} = 0.75 \frac{V}{\%} \times Duty Cycle$$
 (13)




Figure 6-14. V<sub>OUT</sub> Programming by Resistor




Figure 6-15. V<sub>OUT</sub> Tracking by Analog Voltage






Figure 6-16. V<sub>OUT</sub> Tracking by Digital Signal

#### 6.3.10 Protections

The device has the following protections implemented. Figure 6-17 shows in which state of the Functional State Diagram which protection is active. The protection is active for the grey shaded states having the same grey shading, for example TSD is active in STANDBY state including THERMAL SHUTDOWN state but not in FAULT state.

- Thermal shutdown (TSD) turning off the device at high temperature.
- Undervoltage Lockout (UVLO) turning off the device at low supply voltage.
- VCC Undervoltage Lockout (VCC UVLO) avoiding too low low-side gate driver voltage. The device stops switching until VCC is recovered.
- BOOT CAP Undervoltage Lockout (BOOT CAP UVLO) avoiding too low high-side gate driver voltage. The
  device initiates refresh pulses (512 cycles hiccup mode off time). See GAN Drivers, Integrated Boot Capacitor
  and Diode, and Hiccup Mode Fault Protection for details.
- Overvoltage Protection (OVP), when triggered the device stops switching until V<sub>OUT</sub> is back on target. There
  are two OVPs implemented:
  - OVP<sub>max</sub>, which is a programmable absolute value (typically 64V, 49V, 34V, or 24V). When triggered the device either stops switching and enters FAULT state (latch<sub>ICL&OVP\_max</sub> = 1) or stops switching until V<sub>OUT</sub> is back on target (latch<sub>ICL&OVP\_max</sub> = 0).
  - OVP, which triggers when V<sub>OUT</sub> is 110% of the programmed value. When triggered the device stops switching until V<sub>OUT</sub> is back on target.
- Undervoltage Protection (UVP), when triggered the device continues operation but pulls the PGOOD-pin low.
- Peak Current Limit (PCL), limiting the switch current. See Current Sense Setting and Switch Peak Current Limit (CSA, CSB) for details.
- Input Current Limit (ICL), limiting the peak switch current to 120% of the peak current limit. This protection is enabled and disabled by latch<sub>ICL&OVP max</sub> programming.
- Average Input Current Limit (ILIM), limiting the average input current to the programmed value by R<sub>ILIM</sub>. See Input Current Limit and Monitoring (ILIM, IMON, DLY) for details.




Figure 6-17. Protections

### 6.3.10.1 V<sub>OUT</sub> Overvoltage Protection (OVP)

The Overvoltage Protection (OVP) monitors the VOUT-pin using two thresholds. The programmable threshold  $V_{OVP\_max-H}$  limiting  $V_{OUT}$  to 64V, 49V, 34V or 24V, and the  $V_{OVP-H}$  threshold limiting the programmed  $V_{OUT}$  to 110% of the programmed voltage. In BYPASS state the 110%  $_{OVP-H}$  detection is disabled, but the  $V_{OVP\_max-H}$  is active.

When  $V_{OUT}$  rises above the  $V_{OVP-H}$  threshold (not active during Bypass), the low-side driver is turned off and the high-side driver is turned on. Current flow from  $V_I$  to  $V_{OUT}$  is monitored through CSA - CSB allowing current flow from  $V_I$  to  $V_{OUT}$ . The high-side driver is turned off when the current from  $V_I$  to  $V_{OUT}$  is zero or negative preventing current flow from  $V_{OUT}$  to  $V_I$ . When  $V_{OUT}$  falls below the  $V_{OVP\_max-L}$  or  $V_{OVP-L}$  threshold the device continues normal operation.

The programmable latch  $I_{CL\&OVP\_max}$  bit sets the device behavior when  $V_{OUT}$  rises above the  $V_{OVP\_max-H}$  threshold. When  $I_{CL\&OVP\_max} = 0$  the device behaves like triggering  $V_{OVP-H}$ , for  $I_{CL\&OVP\_max} = 1$  the drivers are turned off and the device enters FAULT state. For  $I_{CL\&OVP\_max} = 1$  a power cycle or toggling the UVLO/EN-pin is needed to re-start the device once  $I_{CL\&OVP\_max} = 1$  triggered.

### 6.3.10.2 Thermal Shutdown (TSD)

An internal thermal shutdown (TSD) protects the device by disabling the low side driver and enabling the high side driver with 100% duty cycle if the junction temperature  $(T_J)$  exceeds the  $T_{TSD-RISING}$  threshold. During thermal shutdown the device initiates boot refresh pulses with a frequency >20kHz to keep the boot capacitor charged. After the junction temperature  $(T_J)$  is reduced by the  $T_{TSD-HYS}$  hysteresis, the device continues operation according to the Functional State Diagram.

### 6.3.11 Power-Good Indicator (PGOOD-pin)

The device provides a power-good indicator (PGOOD) to simplify sequencing and supervision. PGOOD is an open-drain output and a pullup resistor can be externally connected. The PGOOD switch opens when the VOUT pin voltage is higher than the  $V_{UVP-H}$  undervoltage threshold. PGOOD is pulled low under the following conditions:

- The VOUT-pin voltage is below the V<sub>OUT</sub> falling undervoltage threshold V<sub>UVP-L</sub>.
- The VOUT-pin voltage is above the 110% V<sub>OVP\_H</sub> or the programmed V<sub>OVP\_max-H</sub> rising threshold and the PGOOD<sub>OVP\_enable</sub> function is enabled (see CFG2-pin Settings). PGOOD is not pulled low when the PGOOD<sub>OVP\_enable</sub> function is disabled.
- The device is in SHUTDOWN state and V<sub>BIAS</sub> is greater than approximately 1.7V (see Functional State Diagram).
- The EN/UVLO-pin voltage is falling below the undervoltage lockout threshold voltage V<sub>UVLO-FALLING</sub>.
- The VCC regulator voltage VCC falls below the undervoltage lockout threshold V<sub>VCC-UVLO-FALLING</sub>.
- Thermal Shutdown is triggered (see Functional State Diagram).
- The integrated BOOT CAP voltage is below the V<sub>HB</sub> falling V<sub>HB-UVLO</sub> threshold and boot refresh enters the 512 cycles hiccup mode off time (see GAN Drivers, Integrated Boot Capacitor and Diode, and Hiccup Mode Fault Protection). PGOOD is only pulled low during the Hiccup off-time.
- The switch peak current limit is exceeded by 20% and the latch<sub>ICL&OVP\_max</sub> function is enabled (see CFG1-pin Settings).
- An OTP memory fault occurred (CRC fault).

Copyright © 2025 Texas Instruments Incorporated






Figure 6-18. PGOOD Status for All Device States

## 6.3.12 Slope Compensation (CSA, CSB)

The current sense amplifier has a gain of 10 (ACS) and an internal slope compensation ramp is added to prevent subharmonic oscillation at high duty cycles. The slope of the compensation ramp must be greater than at least half of the sensed inductor current falling slope, which is fulfilled when Margin in Equation 14 is >1.

$$\frac{V_{\text{OUT}} - V_{\text{I}}}{2 \times L} \times R_{\text{SNS}} \times \text{Margin} < V_{\text{SLOPE}} \times f_{\text{SW}}$$
 (14)

## 6.3.13 Current Sense Setting and Switch Peak Current Limit (CSA, CSB)

The peak current limit is set by the sense resistor  $R_{SNS}$ . The positive peak current limit is active when CSA – CSB reaches the threshold  $V_{CLTH}$  (typical 60mV or 29mV). The negative peak current limit is active when  $V_{NCLTH}$  (typical –28mV) is reached.  $R_1$  and  $R_2$  in Figure 6-19 are  $0\Omega$ ,  $R_3$  is open.

$$R_{SNS} = \frac{I_{peak\_lim}}{V_{CLTH}}$$
 (15)

Adjust the peak current limit by adding the resistors  $R_1$ ,  $R_2$  and  $R_3$ . Resistors  $R_1$  and  $R_2$  need to have the same value. Select the resistors <1 $\Omega$  because the CS amplifier is supplied by the CSA pin. Select  $R_3$  between 1 $\Omega$  and 20 $\Omega$ .

$$I_{peak\_lim} = \left(\frac{R_1 + R_2}{R_3} + 1\right) \times \frac{V_{CLTH}}{R_{SNS}}$$

$$(16)$$


$$V_1 \qquad R_{SNS}$$

$$R_1 \qquad R_2 \qquad CSA$$

$$R_3 \qquad CSA$$

Figure 6-19. Peak Limit adjustment through additional resistors

The negative peak current limit of typically -28mV is an additional safety protection and usually not reached as the negative current is already limited by the COMP-pin voltage.  $V_{\text{COMP}}$  is clamped at typically 160mV, which limits the switch current at around -20mV sense voltage.



limiting the switch current (DEM)

Figure 6-20. COMP-pin and Sense Resistor Voltage Figure 6-21. COMP-pin and Sense Resistor Voltage limiting the switch current (FPWM)

### 6.3.14 Input Current Limit and Monitoring (ILIM, IMON, DLY)

Monitor the average V<sub>I</sub> input current at the IMON-pin. The average sensed current at the CSA and CSB pins generates a source current at the IMON-pin, which is converted to a voltage by the resistor  $\mathsf{R}_\mathsf{IMON}$ . The resulting voltage V<sub>IMON</sub> is calculated according to Equation 18, the required resistor R<sub>IMON</sub> according to Equation 17. V<sub>IMON</sub> regulates up to 3V and is self-protecting not reaching the absolute maximum value.

$$R_{\rm IMON} = \frac{V_{\rm IMON}}{R_{\rm CS} \times I_{\rm IN} \times G_{\rm IMON} + I_{\rm OFFSET}}$$
(17)

$$V_{\text{IMON}} = (R_{\text{CS}} \times I_{\text{IN}} \times G_{\text{IMON}} + I_{\text{OFFSET}}) \times R_{\text{IMON}}$$
(18)

R<sub>CS</sub> is the sense resistor, I<sub>IN</sub> is the input current, G<sub>IMON</sub> the transconductance gain and I<sub>OFFSET</sub> the offset current given in the electrical characteristics table.

Limit the average input current by choosing an appropriate resistor connected to the ILIM-pin. When the input current limit is active, V<sub>OUT</sub> is regulated down until the set average input current limit is reached. In case V<sub>OUT</sub> is regulated below the VI voltage the current cannot be limited anymore. The DLY-pin capacitor CDLY adds an additional delay time toly to activate and deactivate the average input current limit (see Average Current Limit). When the ILIM-pin voltage reaches the threshold V<sub>ILIM th</sub> (typical 1.1V) the source current I<sub>DLY</sub> is activated charging up the DLY-pin capacitor C<sub>DLY</sub>. The DLY-pin voltage V<sub>DLY</sub> rises until V<sub>DLY\_peak\_rise</sub> is reached, which activates the average input current limit. The ILIM-pin voltage is regulated to V<sub>ILIM</sub> (typically 1V) and the input current is regulated down to the average input current limit set by RILIM resulting in a VOUT drop. To exit the average current limit regulation the output load has to decrease, which causes V<sub>OUT</sub> to rise and V<sub>ILIM</sub> to fall below V<sub>ILIM\_reset</sub> (typical 0.89V). V<sub>ILIM\_reset</sub> activates the sink current I<sub>DLY</sub>, which discharges the DLY-pin capacitor C<sub>DLY</sub>. When V<sub>DLY</sub> reaches V<sub>DLY</sub> peak fall the average input current limit is deactivated and the DLY-pin is discharged to V<sub>DLY valley</sub>. The required resistor R<sub>ILIM</sub> is calculated according to Equation 19, the capacitor C<sub>DLY</sub> according to Equation 21.

$$R_{\rm ILIM} = \frac{1V}{R_{\rm CS} \times I_{\rm IN} \ LIM} \times G_{\rm IMON} + I_{\rm OFFSET}$$
 (19)

$$t_{DLY} = \frac{2.6 \times C_{DLY}}{5 \times 10^{-6}}$$
 (20)

$$C_{DLY} = t_{DLY} \times \frac{5 \times 10^{-6}}{2.6}$$
 (21)

Copyright © 2025 Texas Instruments Incorporated




Figure 6-22. Average Current Limit

While a constant delay is added by the DLY-pin capacitor a V<sub>OUT</sub> load dependent delay can be added by adding a RC tank to the ILIM/IMON-pin in parallel to the R<sub>ILIM</sub> resistor. The RC tank resistor R<sub>C IMON</sub> is calculated according to Equation 22 and the capacitor C<sub>IMON</sub> according to Equation 23.

$$R_{C_{-IMON}} = \frac{1}{20\pi \times C_{IMON}}$$
 (22)

$$C_{IMON} = \frac{t_{delay}}{R_{IMON} \times ln \left(\frac{R_{IMON} \times I_{MON} - V_{IMON} - 0A}{R_{IMON} \times I_{MON} - V_{ILIM}}\right)}$$
(23)

### 6.3.15 Maximum Duty Cycle and Minimum Controllable On-time Limits

To cover the non-ideal factors caused by resistive elements, a maximum duty cycle limit D<sub>MAX</sub> and a minimum forced off-time is implemented. In CCM operation the minimum supported input voltage V<sub>I MIN</sub> for a programmed output voltage V<sub>OUT</sub> is defined by the maximum duty cycle D<sub>MAX</sub> (see Equation 24). In DEM operation the minimum input voltage  $V_{I\ MIN}$  is not limited by  $D_{MAX}$ .

$$V_{I MIN} \cong V_{OUT} \times (1 - D_{MAX}) + I_{I MAX} \times (R_{DCR} + R_{SNS} + R_{DS(ON)})$$
(24)

where

- $I_{I\ MAX}$  is the maximum input current at minimum input voltage  $V_{I\ MIN}$
- $\bar{R}_{DCR}$  is the DC resistance of the inductor
- R<sub>SNS</sub> is the resistance of the sense resistor
- R<sub>DS(ON)</sub> is the on resistance of the device




Figure 6-23. Switching Frequency vs Maximum Duty Cycle

At very light load condition or when  $V_I$  is close to  $V_{OUT}$  the device skips the low-side driver pulses if the required on-time is less than  $t_{ON-MIN}$  to avoid  $V_{OUT}$  runaway. This pulse skipping appears as a random behavior. If  $V_I$  is further increased to the voltage higher than  $V_{OUT}$ , the required on-time becomes zero and eventually the device enters bypass operation which turns on the high-side driver 100%.

### 6.3.16 GAN Drivers, Integrated Boot Capacitor and Diode, and Hiccup Mode Fault Protection

The device integrates GAN drivers driving the integrated GAN FETs. The low side driver is powered by VCC and the high side driver is powered by the integrated boot capacitor. When the SW-pin voltage is approximately 0V by turning on the low-side FET, the integrated boot capacitor  $C_{boot}$  is charged from VCC through the internal boot diode. During shutdown, the gate drivers outputs are high impedance.

In case the integrated boot capacitor voltage is too low to drive the GAN FET, the hiccup mode fault protection is triggered by  $V_{BOOT-UVLO}$ . If the integrated boot capacitors voltage is less than the UVLO threshold ( $V_{BOOT-UVLO}$ ), the low side driver turns on by force for 160ns to replenish the boot capacitor. The device allows up to two consecutive replenish switching cycles. After the maximum two consecutive boot replenish switching cycles, the device skips switching for 13 cycles. If the device fails to replenish the boot capacitor after four sets of the two consecutive replenish switching cycles, the device stops switching and enters 512 cycles of hiccup mode off-time. During the hiccup mode off-time PGOOD = low and the SS-pin is grounded.

### 6.3.17 Signal Deglitch Overview

The following image shows the signal deglitching. For all signals, the rising and falling edge is deglitched with the same deglitch time.

Copyright © 2025 Texas Instruments Incorporated






Figure 6-24. Signal Deglitching

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

#### 6.4 Device Functional Modes

The different operation modes are shown in the Functional State Diagram.




Figure 6-25. Functional State Diagram

#### 6.4.1 Shutdown State

The device shuts down for UVLO/EN pin = low consuming  $2\mu A$  from the BIAS pin and  $5\mu A$  from the pins connected to  $V_I$ . In shutdown, COMP, SS, and PGOOD are grounded. The VCC regulator is disabled.

## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

The device integrates several optional features to meet system design requirements, including input UVLO, programmable soft-start time, clock synchronization, spread spectrum, Average input current regulation, inductor current monitoring, 5V compatible BIAS pin for enhanced thermal capability, cold crank support, synchronization and dynamic output voltage tracking.

Refer to LMG5126 evaluation module for typical application and curves.

Use the LMG5126 Quick start calculator to expedite the process of designing a regulator for a given application.

Alternately, use the WEBENCH® circuit design and selection simulation services to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design.

This section presents a simplified discussion of the design process.

### 7.1.1 Feedback Compensation

The open-loop response of a boost regulator is defined as the product of modulator transfer function and feedback transfer function. When plotted on a dB scale, the open loop gain is shown as the sum of modulator gain and feedback gain. The modulator transfer function of a current mode boost regulator including a power stage transfer function with an embedded current loop can be simplified as one pole, one zero, and one right-half-plane zero (RHPZ) system.

The modulator transfer function is defined as follows:

$$\frac{\hat{\mathbf{v}}_{\text{out}}}{\hat{\mathbf{v}}_{\text{comp}}} = \mathbf{A}_{\text{M}} \times \frac{\left(1 + \frac{\mathbf{s}}{\omega_{\text{Z}} \text{ESR}}\right) \left(1 - \frac{\mathbf{s}}{\omega_{\text{RHPZ}}}\right)}{1 + \frac{\mathbf{s}}{\omega_{\text{P}} \text{LF}}} \times \mathbf{G}_{\text{ACB}}(\mathbf{s})$$
(25)

where

Modulator DC gain:

$$A_{M} = \frac{R_{\text{out}} \times D'}{2 \times A_{\text{cs}} \times R_{\text{cs}\_eq}}$$
 (26)

Load pole:

$$\omega_{P\_LF} = \frac{2}{R_{out} \times C_{out}}$$
 (27)

ESR zero:

$$\omega_{Z\_ESR} = \frac{1}{R_{ESR} \times C_{out}}$$
 (28)

RHPZ:

$$\omega_{\text{RHPZ}} = \frac{R_{\text{out}} \times D'^2}{L_{\text{meq}}}$$
 (29)

The equivalent load resistance:

$$R_{\text{out}} = \frac{V_{\text{out}}^2}{P_{\text{out total}}}$$
 (30)

· The equivalent inductance:

$$L_{\rm m_eq} = \frac{L_{\rm m}}{N_{\rm p}} \tag{31}$$

· The equivalent current sense resistor:

$$R_{cs\_eq} = \frac{R_{cs}}{N_p} \tag{32}$$

N<sub>p</sub> is the number of the phases.

If the equivalent series resistance (ESR) of  $C_{out}$  ( $R_{ESR}$ ) is small enough and the RHPZ frequency is far away from the target crossover frequency, the modulator transfer function can be further simplified to a one pole system and the voltage loop can be closed with only two loop compensation components,  $R_{COMP}$  and  $C_{COMP}$ , leaving a single pole response at the crossover frequency. A single pole response at the crossover frequency yields a very stable loop with 90 degrees of phase margin.

As shown in Figure 7-1, a  $g_m$  amplifier is utilized as the output voltage error amplifier. The feedback transfer function includes the feedback resistor divider gain and loop compensation of the error amplifier.  $R_{COMP}$ ,  $C_{COMP}$ , and  $C_{HF}$  configure the error amplifier gain and phase characteristics, create a pole at origin, a low frequency zero and a high frequency pole.




Figure 7-1. Type II g<sub>m</sub> Amplifier Compensation

Feedback transfer function is defined as follows:

$$-\frac{\widehat{\mathbf{v}}_{\text{comp}}}{\widehat{\mathbf{v}}_{\text{out}}} = \frac{\mathbf{A}_{\text{VM}} \times \omega_{\text{Z\_EA}}}{\mathbf{s}} \times \frac{1 + \frac{\mathbf{s}}{\omega_{\text{Z\_EA}}}}{1 + \frac{\mathbf{s}}{\omega_{\text{P EA}}}}$$
(33)

where

· The middle-band voltage gain:

$$A_{VM} = K_{FB} \times g_m \times R_{COMP} \tag{34}$$

· The feedback resistor divider gain:

$$K_{FB} = \frac{R_{FBB}}{R_{FBT} + R_{FBB}} \tag{35}$$

For the internal feedback resistor divider:

$$K_{FB} = \frac{1}{30} \tag{36}$$

Low frequency zero:

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



$$\omega_{Z_{-}EA} = \frac{1}{R_{COMP} \times C_{COMP}}$$
 (37)

High frequency pole:

$$\omega_{P\_EA} \cong \frac{1}{R_{COMP} \times C_{HF}}$$
 (38)

The pole at the origin minimizes the output steady state error. Place the low frequency zero to cancel the load pole of the modulator. The high frequency pole can be used to cancel the zero created by the output capacitor ESR or to decrease noise susceptibility of the error amplifier. By placing the low frequency zero an order of magnitude less than the crossover frequency, the maximum amount of phase boost can be achieved at the crossover frequency. Place the high frequency pole beyond the crossover frequency since the addition of CHF adds a pole in the feedback transfer function.

The crossover frequency (open loop bandwidth) is typically limited to one fifth of the RHPZ frequency.

For higher crossover frequency, R<sub>COMP</sub> can be increased, while proportionally decreasing C<sub>COMP</sub>. Conversely, decreasing R<sub>COMP</sub> while proportionally increasing C<sub>COMP</sub>, results in lower bandwidth while keeping the same zero frequency in the feedback transfer function.

## 7.2 Typical Application

## 7.2.1 Application

A typical application example is a single-phase boost converter as shown in Figure 7-2. This converter is designed for Class-H audio amplifier. The output voltage is adjustable up to 60V.




Figure 7-2. Schematic of single-phase Boost Converter

### 7.2.2 Design Requirements

Table 7-1. Design Parameters

Table 7-1. Design 1 drameters					
PARAMETER	VALUE				
Minimum input voltage V <sub>in_min</sub>	9V				
Typical input voltage V <sub>in_typ</sub>	14.4				
Maximum input voltage V <sub>in_max</sub>	18V				
Nominal Output voltage V <sub>out_nom</sub>	24V				

<b>Table 7-1.</b>	Design	<b>Parameters</b>	(continued)	١

PARAMETER	VALUE
Maximum output Voltage V <sub>out_max</sub>	45V
Maximum output power P <sub>out_total</sub>	400W
Estimated efficiency, η	95%

### 7.2.3 Detailed Design Procedure

## 7.2.3.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMG5126 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer gives a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 7.2.3.2 Determine the Total Phase Number

Interleaved operation offers many advantages in high current applications such as higher efficiency, lower component stresses and reduced input and output ripple. For dual phase interleaved operation, the output power path is split reducing the input current in each phase by one-half. Ripple currents in the input and output capacitors are reduced significantly since each channel operates 180 degrees out of phase from the other. As shown in Input Current Ripple Reduced With Dual Phase Interleaving, the input current ripple is reduced significantly.




Figure 7-3. Input Current Ripple Reduced With Dual Phase Interleaving



Here, 1phase is selected for the design:

$$N_{p} = 1 \tag{39}$$

The total power Pout total is shared among phases, the power of each phase is found as:

$$P_{\text{out}} = \frac{P_{\text{out\_total}}}{N_{\text{p}}} = 400W \tag{40}$$

## 7.2.3.3 Determining the Duty Cycle

In CCM, the duty cycle is defined as:

$$D = \frac{V_{\text{out}} - V_{\text{in}}}{V_{\text{out}}}$$
 (41)

$$D' = 1 - D \tag{42}$$

In this application the maximum duty cycle is found using:

$$D_{\text{max}} = \frac{V_{\text{out\_max}} - V_{\text{in\_min}}}{V_{\text{out\_max}}} = 0.8$$
 (43)

### 7.2.3.4 Timing Resistor R<sub>T</sub>

Generally, higher switching frequency (f<sub>sw</sub>) leads to smaller size and higher losses. Operation around 400kHz is a reasonable compromise considering size, efficiency and EMI. The value of R<sub>T</sub> for 400kHz switching frequency is calculated as follows:

$$R_{T} = \left(\frac{1}{f_{\text{SW}}} - 18\text{ns}\right) \times 31.5 \frac{\Omega}{\text{ns}} = 78.2\text{k}\Omega \tag{44}$$

A standard value of  $78.7k\Omega$  is chosen for  $R_T$ .

### 7.2.3.5 Inductor Selection L<sub>m</sub>

Three main parameters are considered when selecting the inductance value: inductor current ripple ratio (RR), falling slope of the inductor current and the RHPZ frequency of the control loop.

- The inductor current ripple ratio is selected to balance the winding loss and core loss of the inductor. As the ripple current increases the core loss increases and the copper loss decreases.
- Verify that the falling slope of the inductor current is small enough to prevent sub-harmonic oscillation. A larger inductance value results in a smaller falling slope of the inductor current.
- Place the RHPZ at a high frequency, allowing a higher crossover frequency of the control loop. As the inductance value decrease the RHPZ frequency increases.

According to peak current mode control theory, the slope of the slope compensation ramp must be greater than half of the sensed inductor current falling slope to prevent subharmonic oscillation at high duty cycle, that is:

$$V_{\text{slope}} \times f_{\text{sw}} > \frac{V_{\text{out\_max}} - V_{\text{in\_min}}}{2 \times L_{\text{m}}} \times R_{\text{cs}}$$
(45)

V<sub>slope</sub> is a 48mV peak (at 100% duty cycle) slope compensation ramp at the input of the current sense amplifier.

The lower limit of the inductance can be found as:



$$L_{\rm m} > \frac{V_{\rm out\_max} - V_{\rm in\_min}}{2 \times V_{\rm slone} \times f_{\rm sw}} \times R_{\rm cs} \tag{46}$$

Estimating  $R_{cs} = 2m\Omega$ ,:

$$L_{\rm m} > 1.9 \mu \rm H \tag{47}$$

The RHPZ frequency can be found as:

$$\omega_{\text{RHPZ}} = \frac{R_{\text{out}} \times D'^2}{L_{\text{m_eq}}}$$
 (48)

Verify that the crossover frequency is lower than 1/5 of RHPZ frequency

$$f_{c} < \frac{1}{5} \times \frac{\omega_{RHPZ}}{2\pi} \tag{49}$$

Assume a crossover frequency of 1kHz is desired, the upper limit of the inductance can be found as:

$$L_{\rm m} < 6.2 \mu {\rm H}$$
 (50)

The inductor ripple current is typically set between 30% and 70% of the full load current, known as a good compromise between core loss and winding loss of the inductor.

Per phase input current can be calculated as:

$$I_{\text{in\_vinmax}} = \frac{P_{\text{out}}}{V_{\text{in\_max}}} = 23.4A \tag{51}$$

In continuous conduction mode (CCM) operation, the maximum ripple ratio occurs at a duty cycle of 33%. The input voltage that result in a maximum ripple ratio can be found as:

$$V_{\text{in RRmax}} = V_{\text{out max}} \times (1 - 0.33) = 30V$$
 (52)

Thus, use the maximum input voltage  $V_{\text{in max}}$  to calculate the maximum ripple ratio.

For this example, a ripple ratio of 0.3, 30% of the input current is chosen. Knowing the switching frequency and the typical output voltage, the inductor value can be calculated as follows:

$$L_{m} = \frac{V_{\text{in\_max}}}{I_{\text{in}} \times RR} \times \frac{1}{f_{\text{sw}}} \times \left(1 - \frac{V_{\text{in\_max}}}{V_{\text{out\_max}}}\right) = \frac{18V}{23.4A \times 0.3} \times \frac{1}{400 \text{kHz}} \times 0.6 = 3.8 \mu\text{H}$$
 (53)

The closest standard value of 3.3µH is chosen for L<sub>m</sub>.

The inductor ripple current at typical input voltage can be calculated as:

$$I_{pp} = \frac{V_{in\_typ}}{L_m} \times \frac{1}{f_{sw}} \times \left(1 - \frac{V_{in\_typ}}{V_{out}}\right) = 4.36A$$
 (54)

If a ferrite core inductor is selected, make sure the inductor does not saturate at peak current limit. The inductance of a ferrite core inductor is almost constant until saturation. Ferrite core has low core loss with a big size.

For powder core inductor, the inductance decreases slowly with increased DC current. This leads to higher ripple current at high inductor current. For this example, the inductance drops to 70% at peak current limit compared to 0A. The current ripple at peak current limit can be found as:

Copyright © 2025 Texas Instruments Incorporated



$$I_{pp\_bias} = \frac{V_{in\_typ}}{0.7 \times L_m} \times \frac{1}{f_{sw}} \times \left(1 - \frac{V_{in\_typ}}{V_{out}}\right) = 6.8A$$
 (55)

### 7.2.3.6 Current Sense Resisitor Rcs

The maximum per phase average input current at typical input voltage and maximum output voltage is calculated as:

$$I_{\text{in\_vintyp}} = \frac{P_{\text{out}}}{\eta \times V_{\text{in\_typ}}} = 29.2A$$
 (56)

The peak current is calculated as:

$$I_{pk\_vintyp} = I_{in\_vintyp} + \frac{I_{pp\_bias}}{2} = 29.2A + \frac{6.8A}{2} = 32.6A$$
 (57)

The current sense resistor is found as:

$$R_{CS} = \frac{V_{CLTH}}{I_{pk\_vintyp}} = \frac{60 \text{mV}}{32.6 \text{A}} = 1.84 \text{m}\Omega$$
 (58)

A standard value of  $2m\Omega$  is chosen for  $R_{cs}$ .

# 7.2.3.7 Current Sense Filter $R_{CSFA}$ , $R_{CSFB}$ , $C_{CS}$

RC filters are suggested for current sensing. 100pF of  $C_{CS}$  and  $1\Omega$  of  $R_{CSFA}$ ,  $R_{CSFB}$  are normal recommendations. Place  $C_{CS}$  close to the device.

Route CSA and CSB traces together with Kelvin connections to the current sense resistors.

Increase  $C_{CS}$  and  $R_{CSFB}$  to increase the RC time constant. Increasing  $R_{CSFA}$  brings significant current sensing error.




Figure 7-4. Current Sense Filter

## 7.2.3.8 Snubber Components

A resistor-capacitor snubber network from the switch node to ground reduces ringing and spikes at the switching node. Excessive ringing and spikes cause erratic operation and couple noise to the output voltage. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure the lead lengths for the snubber connections are very short. Start with a resistor value between 5 and  $50\Omega$ . Increasing the value of the snubber capacitor results in more damping, but this action also results higher snubber losses. Select a minimum value for the snubber capacitor that provides adequate damping of the spikes on the switch waveform at heavy load. A snubber cannot be necessary with an optimized layout.

### 7.2.3.9 Vout Programming

For fixed output voltage,  $V_{OUT}$  can be programmed by connecting a resistor to ATRK/DTRK and turn on precise internal 20µA current source.



$$R_{ATRK} = \frac{V_{out\_max}}{6V} \times 10k\Omega = 75k\Omega$$
 (59)

For class-H audio application, V<sub>out</sub> can be adjusted to optimize the efficiency. Analog tracking or digital tracking can be applied with ATRK/DTRK.

For analog tracking, apply a voltage to ATRK/DTRK to program V<sub>out</sub>. The voltage can be found as:

$$V_{ATRK\_max} = \frac{V_{out\_max}}{30} = 1.5V \tag{60}$$

$$V_{ATRK\_nom} = \frac{V_{out\_nom}}{30} = 0.8V$$
 (61)

The output voltage can also be programmed by digital PWM signal (DTRK). The duty cycle  $D_{TRK}$  can be found as:

$$D_{TRK} = \frac{V_{out\_max}}{0.75V} \times 100\% = 60\%$$
 (62)

$$D_{TRK\_min} = \frac{V_{out\_min}}{0.75V} \times 100\% = 10.7\%$$
 (63)

Make sure the DTRK frequency is between 100kHz and 2200kHz. The DTRK PWM signal must be applied when the IC is enabled.

A two stage RC filter with offset can be utilized to convert a digital PWM signal to analog voltage as shown in Figure 7-5.




Figure 7-5. Two Stage RC Filter to ATRK/DTRK

The two stage RC filter is used to filter the PWM signal into a smooth analog voltage. The two stage RC filter is selected considering voltage ripple and settling time on ATRK/DTRK.

100% PWM duty cycle sets the output voltage to  $V_{out\_max}$  and 0% PWM duty cycle sets the output voltage to  $V_{out\_min}$ .  $R_t$  and  $R_b$  are used to adjust ATRK/DTRK offset voltage.

The  $V_{trk\_max}$  and  $V_{trk\_min}$  can be found as,

$$V_{ATRK_{max}} = V_{dd} \frac{R_b}{(2R_f + R_a)||R_t + R_b}$$
 (64)

$$V_{ATRK\_min} = V_{dd} \frac{(2R_f + R_a)||R_b|}{(2R_f + R_a)||R_b + R_t|}$$
(65)

Where V<sub>dd</sub> is the amplitude of the PWM signal; d is the PWM duty cycle.

The AC transfer function from input to  $V_{ATRK}$  can be found as,

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

$$G_{trk}(s) = \frac{\frac{R_L}{2R_f + R_L}}{1 + 2\zeta \frac{s}{\omega_n} + \left(\frac{s}{\omega_n}\right)^2}$$
(66)

Where

$$R_{L} = R_{a} + R_{b} \parallel R_{t} \tag{67}$$

$$\omega_{\rm n} = \frac{1}{R_{\rm f} \times C_{\rm f} \sqrt{\frac{R_{\rm L}}{2R_{\rm f} + R_{\rm I}}}} \tag{68}$$

$$\zeta = \frac{1}{2} \left( \frac{R_f}{R_L} + 3 \right) \sqrt{\frac{R_L}{2R_f + R_L}}$$
 (69)

The roots of the denominator can be found as,

$$s_1 = -\zeta \omega_n + \omega_n \sqrt{\zeta^2 - 1} \tag{70}$$

$$s_2 = -\zeta \omega_n - \omega_n \sqrt{\zeta^2 - 1} \tag{71}$$

As  $\zeta$ >1, this is an over-damped second order system.  $s_1$  is the dominate pole. 2% settling time  $t_s$  can be estimated as,

$$t_{s} = \frac{1}{s_{1}} \times \ln \left( -\frac{0.02 \times 2s_{1}\sqrt{\zeta^{2} - 1}}{\omega_{n}} \right) \tag{72}$$

In this application, 400kHz PWM frequency is used.  $R_f$ =4.99k $\Omega$ ,  $C_f$ =47nF,  $R_a$ =1.5k $\Omega$ ,  $R_t$ =51k $\Omega$ ,  $R_b$ =7.87k $\Omega$  are selected. The 2% settling time is around 1.3ms.

## 7.2.3.10 Input Current Limit (ILIM/IMON)

The transient power is high in audio applications. For this application 400W is selected as peak output power. But the average power is typically much lower than the peak power. 240W is selected as average power. With proper ILIM/IMON setting, the average input current is limited to less than 240W while allowing 400W peak for 300ms. When the average current loop is triggered, V<sub>OUT</sub> drops till the input and output power is balanced.

The per phase input current at average output power and typical input voltage is found as,

$$I_{\text{avg}} = \frac{P_{\text{avg\_total}}}{1 \times \eta \times V_{\text{in\_typ}}} = 17.5A \tag{73}$$

22A is selected as the average input current limit.

$$I_{lim} = 22A \tag{74}$$

The current out of ILIM/IMON is found as,

$$I_{MON\_lim} = (R_{cs} \times I_{lim} \times G_{IMON} + I_{OFFSET}) = (2m\Omega \times 22A \times 0.333mA/V + 4\mu A) = 18.6\mu A$$
 (75)

R<sub>ILIM</sub> is calculated as:

$$R_{\rm IMON} = \frac{V_{\rm ILIM}}{I_{\rm MON}} = \frac{1V}{11\mu A} = 53.7 \text{k}\Omega \tag{76}$$

A standard value of  $53.6k\Omega$  is chosen for  $R_{IMON}$ .

As shown in Figure 7-6, use C<sub>IMON</sub> and R<sub>c</sub> to create a proper delay before the average current loop is triggered.




Figure 7-6. ILIM/IMON Pin Configuration

In this application 300ms delay for 400W is required.

At zero load current out of ILIM/IMON is found as,

$$I_{MON_0A} = I_{OFFSET} = 4\mu A \tag{77}$$

The ILIM/IMON voltage at zero load is calculated as,

$$V_{\text{IMON 0A}} = R_{\text{IMON}} \times I_{\text{MON 0A}} = 0.21V \tag{78}$$

At 400W, 1.6 times the rated power, the current out of ILIM/IMON is found as,

$$I_{MON\_tr} = (R_{cs} \times 1.6 \times I_{lim} \times G_{IMON} + I_{OFFSET}) = (2m\Omega \times 35.2A \times 0.333mA/V + 4\mu A) = 27.4\mu A$$
 (79)

C<sub>IMON</sub> is determined by,

$$C_{\text{IMON}} = \frac{t_{\text{delay}}}{R_{\text{IMON}} \times \ln\left(\frac{R_{\text{IMON}} \times I_{\text{MON\_tr}} - V_{\text{IMON\_0A}}}{R_{\text{IMON}} \times I_{\text{MON\_tr}} - V_{\text{ILIM\_th}}}\right)} = 4.5 \mu F$$
(80)

A standard value of 4.7µF is chosen for C<sub>IMON</sub>.

R<sub>c</sub> is determined by,

$$R_{c} = \frac{1}{20\pi \times C_{IMON}} = 3.38k$$
 (81)

A standard value of  $3.4k\Omega$  is chosen for  $R_c$ .

## 7.2.3.11 Minimum Load Resistor

To avoid the output voltage from running away during pulse skipping in DEM, a minimum load resistor has to be placed at the output.

Refer to the Operation Modes section.

Calculate the minimum load resistor as:

$$R_{LOAD} = \frac{2 \times V_{OUT\_nom} \times (V_{OUT\_nom} - V_{I\_max}) \times L}{V_{I\_max}^2 \times F_{SW} \times 0.0484\mu s^2} = 67.3k\Omega$$
(82)

A standard value of  $66.5k\Omega$  is chosen for R<sub>Load</sub>.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

#### 7.2.3.12 UVLO Divider

The desired start-up voltage and the hysteresis are set by the voltage divider R<sub>UVT</sub>, R<sub>UVB</sub>. For this design, the start-up voltage  $(V_{in\_on})$  is set to 8.5V which is 0.5V below  $V_{in\_min}$ . UVLO hysteresis voltage is set to 1V. This action results UVLO shutdown voltage  $(V_{in\_off})$  of 7.5V. The values of  $R_{UVT}$ ,  $R_{UVB}$  are calculated as follows:

$$R_{UVT} = \frac{V_{in\_on} - \frac{V_{UVLO\_RISING}}{V_{UVLO\_FALLING}} \times V_{in\_off}}{I_{UVLO\_HYS}} = \frac{8.5V - \frac{1.1V}{1.075V} \times 7.5V}{10\mu A} = 82.6k\Omega$$
 (83)

A standard value of  $82.5k\Omega$  is chosen for  $R_{UVT}$ .

$$R_{\text{UVB}} = \frac{V_{\text{UVLO\_FALLING}} \times R_{\text{UVT}}}{V_{\text{in off}} - V_{\text{UVLO FALLING}}} = \frac{1.075V \times 82.5k\Omega}{7.5V - 1.075V} = 13.8k\Omega$$
 (84)

A standard value of  $13.8k\Omega$  is chosen for  $R_{IJVR}$ .

A 100nF UVLO capacitor (C<sub>UVLO</sub>) is selected in case V<sub>in</sub> drops below V<sub>in off</sub> momentarily during the start-up or during a severe load transient at the low input voltage.

#### 7.2.3.13 Soft Start

The soft-start time at maximum output voltage is the longest. To obtain a 6ms soft-start time, the soft-start capacitor is found as.

$$C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{ATRK\_max}} \left( \frac{V_{out\_max}}{V_{out\_max} - V_{in\_typ}} \right) = \frac{50\mu A \times 6ms}{1.5V} \left( \frac{45V}{45V - 14.4V} \right) = 0.29\mu F$$
 (85)

A standard value of  $0.33\mu F$  is chosen for  $C_{SS}$ .

## 7.2.3.14 Output Capacitor Cout

The output capacitors smooth the output voltage ripple and provide a source of charge during load transient conditions.

Ripple current rating of output capacitor must be carefully selected. In boost regulator, the output is supplied by discontinuous current and the ripple current requirement is usually high. In practice, the ripple current requirement can be dramatically reduced by placing high-quality ceramic capacitors earlier than the bulk aluminum capacitors close to the power switches.

The output voltage ripple is dominated by ESR of the output capacitors. Paralleling output capacitor is a good choice to minimize effective ESR and split the output ripple current into capacitors.

The single phase boost output RMS ripple current can be expressed as:

$$I_{1p\_rms} \cong I_{out} \times \sqrt{\frac{D}{D'}}$$
 (86)

The output RMS current is reduced with interleaving as shown in Figure 7-7. Dual phase interleaved boost output RMS ripple current can be expressed as:

$$I_{\text{out\_2p\_rms}} \cong \begin{cases} \frac{I_{\text{out}}}{\sqrt{2}} \times \frac{\sqrt{D \times (1 - 2D)}}{D'}, & D < 0.5\\ \frac{I_{\text{out}}}{\sqrt{2}} \times \sqrt{\frac{2D - 1}{D'}}, & D \ge 0.5 \end{cases}$$

$$(87)$$




Figure 7-7. Normalized Output Capacitor RMS Ripple Current

Decoupling capacitors are critical for minimized voltage spike of the MOSFETs. This is also important from EMI view. Quite a few 0603/100nF ceramic capacitors are placed close to the MOSFETs following "vertical loop" concept. Refer to Improve High-Current DC/DC Regulator EMI Performance for Free With Optimized Power Stage Layout application brief for more details.

A few 10µF ceramic capacitors are also necessary to reduce the output voltage ripple and split the output ripple current.

Typically, aluminum capacitors are required for high capacitance. In this example, four 150µF aluminum capacitors are selected.

The output transient response is closely related to the bandwidth of the loop gain and the output capacitance. According to *How to Determine Bandwidth from the Transient-response Measurement* technical article, the overshoot or undershoot  $V_D$  can be estimated as:

$$V_{p} = \frac{\Delta I_{tran}}{2\pi \times f_{c} \times C_{out}}$$
 (88)

where  $\Delta I_{tran}$  is the transient load current step.

Please be aware that Equation 88 is valid only if the converter is always operating in CCM or FPWM during load step. If the converter enters DCM or pulsing skip mode at light load, the overshoot is worse.

Due to the inherent path from input to output, unlimited inrush current can flow when the input voltage rises quickly and charges the output capacitor. The slew rate of input voltage rising must be controlled by a hot-swap or by starting the input power supply softly for the inrush current not to damage the inductor, sense resistor or high-side FET.

### 7.2.3.15 Input Capacitor Cin

Input capacitors are always required to provide a stable input voltage. It is necessary that the input capacitors is able to handle the inductor ripple current.

The single phase boost input RMS ripple current is expressed as,

$$I_{\text{in\_1p\_rms}} = \frac{I_{\text{pp}}}{\sqrt{12}} \tag{89}$$

The input capacitor is also an important part of the input filter. Higher capacitance and ESR help damping the input filter better. Aluminum electrolytic capacitor is a good choice for input capacitor with high capacitance and ESR. Refer to *Input Filter Design for Switching Power Supplies* application note for more details.

Copyright © 2025 Texas Instruments Incorporated

#### 7.2.3.16 VCC Capacitor C<sub>VCC</sub>

The primary purpose of the VCC capacitor is to supply the peak transient currents of the gate driver as well as provide stability for the VCC regulator. Use good-quality, low-ESR, ceramic capacitor for  $C_{VCC}$ . Place  $C_{VCC}$  close to the pins of the device.

A value of 4.7µF was selected for this design example.

#### 7.2.3.17 BIAS Capacitor

Use a high-quality, ceramic capacitor for  $C_{\text{BIAS}}$ . Place  $C_{\text{BIAS}}$  physically close to the device.

A value of 1µF is selected for this design example.

### 7.2.3.18 VOUT Capacitor

Use a high-quality, ceramic capacitor for C<sub>OUT</sub>. Place C<sub>OUT</sub> physically close to the device.

A value of 0.1µF is selected for this design example.

## 7.2.3.19 Loop Compensation

 $R_{COMP}$ ,  $C_{COMP}$  and  $C_{HF}$  configure the error amplifier gain and phase characteristics to produce a stable voltage loop. For a quick start, follow the following four steps:

 Select crossover frequency, f<sub>C</sub>. Select the cross over frequency (f<sub>C</sub>) at one fifth of the RHPZ frequency or one tenth of the switching frequency whichever is lower. Choose RHPZ with minimum input voltage and maximum output voltage.

$$\frac{f_{SW}}{10} = 40kHz \tag{90}$$

$$\frac{f_{RHPZ}}{5} = \frac{R_{out} \times D'^2}{5 \times 2\pi \times L_{m_eq}} = 1.9 \text{kHz}$$
(91)

Crossover frequency f<sub>c</sub>=1.9kHz is selected.

2. Determine required R<sub>COMP</sub>

Knowing f<sub>c</sub>, R<sub>COMP</sub> is calculated as follows:

$$R_{COMP} = \frac{2\pi \times f_c \times C_{out} \times A_{cs} \times R_{cs\_eq}}{D' \times K_{FB} \times g_m \times G_{ACB}(2\pi \times f_c)} = \frac{2\pi \times 1.9 \text{kHz} \times 700 \mu\text{F} \times 10 \times 2m\Omega}{0.2 \times \frac{1}{20} \times 1 \frac{\text{mA}}{V} \times \frac{1}{2}} = 50.1 \text{k}\Omega \tag{92}$$

A standard value of  $50k\Omega$  is selected for  $R_{COMP}$ 

Determine C<sub>COMP</sub>

Place  $\omega_{Z\_EA}$  at the load pole frequency  $\omega_{P\_LF}$  to cancel load pole. Knowing R<sub>COMP</sub>, C<sub>COMP</sub> is calculated as follows:

$$C_{\text{COMP}} = \frac{1}{R_{\text{COMP}} \times \omega_{\text{P\_LF}}} = \frac{1}{50 \text{k}\Omega \times \frac{2}{5\Omega700 \mu\text{F}}} = 35 \text{nF}$$
(93)

A standard value of 35nF is selected for C<sub>COMP</sub>

4. Determine CHF.

Place  $\omega_{HF}$  at  $\omega_{RHPZ}$  or  $\omega_{Z\_ESR}$  zero whichever is lower. Knowing R<sub>COMP</sub>, RHPZ and ESR zero, C<sub>HF</sub> is calculated as follows:

$$C_{HF} = \frac{1}{R_{COMP} \times \omega_{HF}} = \frac{1}{50k\Omega \times 9.5kHz} = 2nF$$
 (94)

A standard value of 2.2nF is selected for C<sub>HF</sub>.



## 7.2.4 Application Curves

## 7.2.4.1 Efficiency




Figure 7-8. Efficiency vs Output Current,  $V_{in} = 14.4V$ ,  $V_{out} = 24V$ 






Figure 7-9. Efficiency vs Output Current,  $V_{in} = 14.4V$ ,  $V_{out} = 45V$ 


## 7.2.4.2 Steady State Waveforms




#### 7.2.4.3 Step Load Response



#### 7.2.4.4 Thermal Performance








Figure 7-16.  $V_{IN}$  = 14.4V,  $V_{OUT}$  = 45V,  $P_{OUT}$  = 240W, **Natural Convection** 

### 7.3 Power Supply Recommendations

The LMG5126 is designed to operate over a wide input voltage range. The characteristics of the input supply must be compatible with the Absolute Maximum Ratings and Recommended Operating Conditions. In addition, the input supply must be capable of delivering the required input current to the fully loaded regulator. Use Equation 95 to estimate the average input current.

$$I_{I} = \frac{P_{O}}{V_{I}\eta} \tag{95}$$

where

η the efficiency.

One way to get a value for the efficiency is the data from the efficiency graphs in Section 7.2.4.1 in the worst case operation mode. For most applications, the boost operation is the region of highest input current.

If the device is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables can have an adverse effect on converter operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an under-damped resonant circuit. This circuit can cause overvoltage transients

at  $V_I$  each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. One way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. An EMI input filter is often used in front of the converter power stage. Unless carefully designed, the EMI input filter can lead to instability as well as some of the previously mentioned affects.

### 7.4 Layout

## 7.4.1 Layout Guidelines

The performance of switching converters heavily depends on the quality of the PCB layout. Poor PCB design can cause among others converter instability, load regulation problems, noise or EMI issues. Do not use thermal relieved connections in the power path for VCC because the thermal relieved connections add significant inductance.

- Place the VCC and BIAS capacitors close to the corresponding device pins. Connect the capacitors with short and wide traces to minimize inductance as the capacitors carry high peak currents. Connect the VCC capacitors ground to power ground (PGND) and the BIAS capacitors ground to analog ground (AGND).
- Place CSA and CSB filter resistors and capacitors close to the corresponding device pins to minimize noise
  coupling between the filter and the device. Route the traces to the sense resistor R<sub>CS</sub>, which is placed close
  to the inductor, as differential pair and surrounded by ground to avoid noise coupling. Use Kelvin connections
  to the sense resistor.
- Place the compensation network R<sub>COMP</sub> and C<sub>COMP</sub> as well as the frequency setting resistor R<sub>RT</sub> close to the
  corresponding device pins and connect them with short traces to avoid noise coupling. Connect the analog
  ground pin AGND to these components.
- Place the ATRK resistor R<sub>ATRK</sub> (when used) close to the ATRK pin and connect R<sub>ATRK</sub> to AGND.
- The layout of following components is not as critical:
  - Soft-Start capacitor C<sub>SS</sub>
  - DLY capacitor C<sub>DLY</sub>
  - ILIM/IMON resistor and capacitor R<sub>ILIM</sub> and C<sub>ILIM</sub>
  - CFG1, CFG2 and SYNCOUT resistors
  - UVLO/EN resistors
- Place the filter V<sub>OUT</sub> capacitors (small size ceramic) close to the VOUT-pin. Use short and wide traces to minimize the power stage loop C<sub>OUT</sub> to VOUT connection to avoid high voltage spikes.
- Connect the PGND-pin connection with short and wide traces to the V<sub>OUT</sub> and V<sub>I</sub> capacitors ground to minimize inductance causing high voltage spikes.
- TI recommends connecting the AGND and PGND pin directly to the exposed pad (EP) to form a star connection at the device.
- Connect the device exposed pad (EP) with several vias to a ground plane to conduct heat away.
- · Separate power and signal traces and use a ground plane to provide noise shielding.

To spread the heat generated by the converter and the inductor, place the inductor away from the converter. However the longer the trace between the inductor and the converter the higher the EMI and noise emissions. For highest efficiency, connect the inductor by wide and short traces to minimize resistive losses.



## 7.4.2 Layout Example




Figure 7-17. Layout Example

## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 8.1 Device Support

## 8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 8.1.2 Development Support

## 8.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMG5126 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer gives a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 8.2 Documentation Support

#### 8.2.1 Related Documentation

- Texas Instruments, Improve High-Current DC/DC Regulator EMI Performance for Free With Optimized Power Stage Layout application brief
- Texas Instruments, Input Filter Design for Switching Power Supplies application note

## 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **8.4 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.



## 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision \* (December 2024) to Revision A (December 2025)

**Page** 

Changed data sheet status from Advance Information to Production Data......

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 3-Dec-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
XLMG5126VBTT	Active	Preproduction	VQFN-FCRLF (VBT)   22	250   SMALL T&R	-	Call TI	Call TI	-40 to 125	
XLMG5126VBTT.A	Active	Preproduction	VQFN-FCRLF (VBT)   22	250   SMALL T&R	-	Call TI	Call TI	-40 to 125	
XLMG5126VBTT.B	Active	Preproduction	VQFN-FCRLF (VBT)   22	250   SMALL T&R	-	Call TI	Call TI	-40 to 125	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

4.5 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025