



0.05 $\mu\text{V}/^\circ\text{C}$ MAX, SINGLE-SUPPLY CMOS OPERATIONAL AMPLIFIER ZERO-DRIFT SERIES

FEATURES

- Low Offset Voltage: 5 μV (max)
- Zero Drift: 0.02 $\mu\text{V}/^\circ\text{C}$ (typ)
- Quiescent Current: 570 μA
- Single-Supply Operation
- Ceramic DIP Package



APPLICATIONS

- Transducer Applications
- Temperature Measurement
- Electronic Scales
- Medical Instrumentation
- Battery-Powered Instruments
- Handheld Test Equipment

DESCRIPTION

The OPA2335 CMOS operational amplifier uses auto-zeroing techniques to simultaneously provide very low offset voltage (5 μV max), and near-zero drift over time and temperature. This high-precision, low quiescent current amplifier offers high input impedance and rail-to-rail output swing. Single or dual supplies as low as 2.7 V (± 1.35 V) and up to 5.5 V (± 2.75 V) may be used. This op amp is optimized for low-voltage, single-supply operation.

The OPA2335 is available in a CDIP-8 package and is specified for operation from -55°C to 125°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.




ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER
OPA2335	CDIP-8	JG	−55°C to 125°C	OPA2335AMJG	OPA2335AMJG

PIN CONFIGURATIONS



P0037-01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
Supply voltage		7 V	
Signal input terminals	Voltage ⁽²⁾	−0.5 to (V+) + 0.5	V
	Current ⁽²⁾	±10	mA
Output short circuit ⁽³⁾		Continuous	
Operating temperature T_A		−55 to 150	°C
Storage temperature T_A		−65 to 150	°C
Junction temperature		150	°C
Lead temperature (soldering, 10s)		300	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these, or any other conditions beyond those specified, is not implied.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current-limited to 10 mA or less.
- (3) Short-circuit to ground, one amplifier per package

ELECTRICAL CHARACTERISTICS

At $T_A = 25^\circ\text{C}$, $V_S = +5\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S/2$, and $V_{\text{OUT}} = V_S/2$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input offset voltage V_{OS}	$V_{\text{CM}} = V_S/2$	$T_A = 25^\circ\text{C}$		1	5	μV
		$T_A = \text{Full range}$			10	
vs Temperature	dV_{OS}/dT			±0.02		$\mu\text{V}/^\circ\text{C}$

ELECTRICAL CHARACTERISTICS (continued)

 At $T_A = 25^\circ\text{C}$, $V_S = +5\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S/2$, and $V_{\text{OUT}} = V_S/2$ (unless otherwise noted)


PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
vs Power supply	PSSR	$V_S = 2.7\text{ V}$ to 5.5 V	$T_A = \text{Full range}$		± 1	± 2	$\mu\text{V/V}$
Long-term stability					See Note ⁽¹⁾		
Channel separation, dc					0.1		$\mu\text{V/V}$
INPUT BIAS CURRENT							
Input bias current	I_B	$V_{\text{CM}} = V_S/2$	$T_A = 25^\circ\text{C}$		± 70	± 200	pA
			$T_A = \text{Full range}$		1		nA
Input offset current	I_{OS}				± 120	± 400	pA
NOISE							
Input voltage noise	e_n	$f = 0.01\text{ Hz}$ to 10 Hz			1.4		μVpp
Input current noise density	i_n	$f = 10\text{ Hz}$			20		$\text{fA}/\sqrt{\text{Hz}}$
INPUT VOLTAGE RANGE							
Common-mode voltage range	V_{CM}			$(V-) - 0.1$	$(V+) - 1.5$		V
Common-mode rejection ratio	CMRR	$(V-) - 0.1\text{ V} < V_{\text{CM}} < (V+) - 1.5\text{ V}$	$T_A = 25^\circ\text{C}$	110	130		dB
		$(V-) < V_{\text{CM}} < (V+) - 1.5\text{ V}$	$T_A = \text{Full range}$	110	130		dB
INPUT CAPACITANCE							
Differential					1		pF
Common-mode					5		pF
OPEN-LOOP GAIN							
Open-loop voltage gain	A_{OL}	$50\text{ mV} < V_O < (V+) - 50\text{ mV}$, $R_L = 100\text{ k}\Omega$, $V_{\text{CM}} = V_S/2$	$T_A = \text{Full range}$	110	130		dB
		$100\text{ mV} < V_O < (V+) - 100\text{ mV}$, $R_L = 10\text{ k}\Omega$, $V_{\text{CM}} = V_S/2$	$T_A = \text{Full range}$	110	130		dB
FREQUENCY RESPONSE							
Gain-Bandwidth Product	GBW				2		MHz
Slew Rate	SR	$G = +1$			1.6		$\text{V}/\mu\text{s}$
OUTPUT							
Voltage output swing from rail		$R_L = 10\text{ k}\Omega$	$T_A = \text{Full range}$	15	100		mV
		$R_L = 100\text{ k}\Omega$	$T_A = \text{Full range}$	1	50		mV
Short-circuit current	I_{SC}				± 50		mA
Capacitive load drive	C_{LOAD}			See Typical Characteristics			
POWER SUPPLY							
Operating voltage range				2.7	5.5		V
Quiescent current (total-2 amplifiers)	I_Q	$I_O = 0$, $V_S = +5\text{ V}$	$T_A = 25^\circ\text{C}$	570	700		μA
			$T_A = \text{Full range}$		900		μA
TEMPERATURE RANGE							
Operating range	T_A			-55	125		°C
Storage range				-65	150		°C
Thermal resistance	θ_{JA}			119			°C/W

 (1) 500-hour life test at 150°C demonstrated randomly distributed variation approximately equal to measurement repeatability of $1\text{ }\mu\text{V}$.

TYPICAL CHARACTERISTICS

At $T_A = 25^\circ\text{C}$, $V_S = +5\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S/2$ and $V_{\text{OUT}} = V_S/2$ (unless otherwise noted)

OFFSET VOLTAGE PRODUCTION DISTRIBUTION



OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION




Figure 1.

Figure 2.

OFFSET VOLTAGE SWING
vs
OUTPUT CURRENT




Figure 3.

INPUT BIAS CURRENT
vs
COMMON-MODE VOLTAGE




Figure 4.

TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $V_S = +5\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S/2$ and $V_{\text{OUT}} = V_S/2$ (unless otherwise noted)




Figure 5.




Figure 6.




Figure 7.




Figure 8.

TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $V_S = +5\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S/2$ and $V_{\text{OUT}} = V_S/2$ (unless otherwise noted)

SMALL-SIGNAL RESPONSE




Figure 9.

POSITIVE OVER-VOLTAGE RECOVERY




Figure 10.

NEGATIVE OVER-VOLTAGE RECOVERY




Figure 11.

COMMON-MODE REJECTION vs FREQUENCY




Figure 12.

TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $V_S = +5\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S/2$ and $V_{\text{OUT}} = V_S/2$ (unless otherwise noted)




Figure 13.




Figure 14.




Figure 15.




Figure 16.

TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $V_S = +5\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S/2$ and $V_{\text{OUT}} = V_S/2$ (unless otherwise noted)




Figure 17.




Figure 18.




Figure 19.




Figure 20.

APPLICATION INFORMATION

The OPA2335 op amp is unity-gain stable and free from unexpected output phase reversal. It uses auto-zeroing techniques to provide low offset voltage and very low drift over time and temperature.

Good layout practice mandates use of a $0.1\text{-}\mu\text{F}$ capacitor placed closely across the supply pins.

For lowest offset voltage and precision performance, circuit layout and mechanical conditions should be optimized. Avoid temperature gradients that create thermoelectric (Seebeck) effects in thermocouple junctions formed from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by assuring that they are equal on both input terminals.

- Use low thermoelectric-coefficient connections (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat-sources.
- Shield op amp and input circuitry from air currents, such as cooling fans.

Following these guidelines will reduce the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of $0.1\text{ }\mu\text{V}/^\circ\text{C}$ or higher, depending on materials used.

OPERATING VOLTAGE

The OPA2335 op amp operates over a power-supply range of 2.7 V to 5.5 V ($\pm 1.35\text{ V}$ to $\pm 2.75\text{ V}$). Supply voltages higher than 7 V (absolute maximum) can permanently damage the amplifier. Parameters that vary over supply voltage or temperature are shown in the Typical Characteristics section of this data sheet.

INPUT VOLTAGE

The input common-mode range extends from $(V_-) - 0.1\text{ V}$ to $(V_+) - 1.5\text{ V}$. For normal operation, the inputs must be limited to this range. The common-mode rejection ratio is only valid within the valid input common-mode range. A lower supply voltage results in lower input common-mode range; therefore, attention to these values must be given when selecting the input bias voltage. For example, when operating on a single 3-V power supply, common-mode range is from 0.1 V below ground to half the power-supply voltage.

Normally, input bias current is approximately 70 pA; however, input voltages exceeding the power supplies can cause excessive current to flow in or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10 mA. This is easily accomplished with an input resistor, as shown in Figure 21.




Figure 21. Input Current Protection

INTERNAL OFFSET CORRECTION

The OPA2335 op amp uses an auto-zero topology with a time-continuous 2-MHz op amp in the signal path. This amplifier is zero-corrected every 100 μs using a proprietary technique. Upon power-up, the amplifier requires one full auto-zero cycle of approximately 100 μs to achieve specified V_{OS} accuracy. Prior to this time, the amplifier functions properly, but with unspecified offset voltage.


This design has remarkably little aliasing and noise. Zero correction occurs at a 10-kHz rate, but there is virtually no fundamental noise energy present at that frequency. For all practical purposes, any glitches have energy at 20 MHz or higher and are easily filtered, if required. Most applications are not sensitive to such high-frequency noise, and no filtering is required.

APPLICATION INFORMATION (continued)

Unity-gain operation demands that the auto-zero circuitry correct for common-mode rejection errors of the main amplifier. Because these errors can be larger than 0.01% of a full-scale input step change, one calibration cycle (100 μ s) can be required to achieve full accuracy. This behavior is shown in the typical characteristic section, see *Settling Time vs Closed-Loop Gain*.

ACHIEVING OUTPUT SWING TO THE OP AMP'S NEGATIVE RAIL

Some applications require output voltage swing from 0 V to a positive full-scale voltage (such as 2.5 V) with excellent accuracy. With most single-supply op amps, problems arise when the output signal approaches 0 V, near the lower output swing limit of a single-supply op amp. A good single-supply op amp may swing close to single-supply ground, but will not reach ground. The output of the OPA2335 can be made to swing to ground, or slightly below, on a single-supply power source. To do so requires use of another resistor and an additional, more negative, power supply than the op amp's negative supply. A pull-down resistor may be connected between the output and the additional negative supply to pull the output down below the value that the output would otherwise achieve, as shown in [Figure 22](#).



S0147-01


Figure 22. Op Amp With Pull-Down Resistor to Achieve $V_{OUT} = \text{Ground}$

The OPA2335 has an output stage that allows the output voltage to be pulled to its negative supply rail, or slightly below using the above technique. This technique only works with some types of output stages. The OPA2335 has been characterized to perform well with this technique. Accuracy is excellent down to 0 V and as low as -2 mV. Limiting and non-linearity occurs below -2 mV, but excellent accuracy returns as the output is again driven above -2 mV. Lowering the resistance of the pull-down resistor allows the op amp to swing even further below the negative rail. Resistances as low as 10 k Ω can be used to achieve excellent accuracy, down to -10 mV.

LAYOUT GUIDELINES


Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1- μ F capacitor closely across the supply pins. These guidelines should be applied throughout the analog circuit to improve performance and provide benefits, such as reducing the EMI (electromagnetic-interference) susceptibility.

APPLICATION INFORMATION (continued)



S0148-01

Figure 23. Temperature Measurement Circuit




a. Split Supply

b. Single Supply


S0149-01

Figure 24. Auto-Zeroed Transimpedance Amplifier

APPLICATION INFORMATION (continued)




a. 5 V Supply Bridge Amplifier



b. 2.7 V Supply Bridge Amplifier

S0150-01

Figure 25. Single Op-Amp Bridge Amplifier Circuits




(1) Optional pull-down resistor to allow accurate swing to 0 V.

S0151-01

Figure 26. Dual Op-Amp IA Bridge Amplifier


APPLICATION INFORMATION (continued)



S0152-01

Figure 27. Low-Side Current Measurement

APPLICATION INFORMATION (continued)




S0153-01

Figure 28. High Dynamic-Range Transimpedance Amplifier

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification.
 E. Falls within MIL STD 1835 GDIP1-T8

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA2335AMJG	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	OPA2335AMJG

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA2335M :

- Catalog : [OPA2335](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

PACKAGE OUTLINE

JG0008A

CDIP - 5.08 mm max height

CERAMIC DUAL IN-LINE PACKAGE



4230036/A 09/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package can be hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification.
5. Falls within MIL STD 1835 GDIP1-T8

EXAMPLE BOARD LAYOUT

JG0008A

CDIP - 5.08 mm max height

CERAMIC DUAL IN-LINE PACKAGE



LAND PATTERN EXAMPLE
NON SOLDER MASK DEFINED
SCALE: 9X

4230036/A 09/2023

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025