

SNx4AHC240 Octal Buffers/Drivers With 3-State Outputs

1 Features

- Low delay, 4.3ns typ. (25°C, 5V)
- Latch-up performance exceeds 250mA per JESD 17

2 Applications

- Handset: smartphone
- Network switch
- Health fitness and wearables

3 Description

These octal buffers/drivers are designed specifically to improve the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.


Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾
SN54AHC240	J (CDIP, 20)	24.2mm x 7.62mm	24.2mm x 6.92mm
	W (CFP, 20)	13.09mm x 8.13mm	13.09mm x 6.92mm
	FK (LCCC, 20)	8.89 mm x 8.89 mm	8.89 mm x 8.89 mm
SN74AHC240	N (PDIP, 20)	24.33mm x 9.4mm	25.40mm x 6.35mm
	DW (SOIC, 20)	12.80mm x 10.3mm	12.8mm x 7.5mm
	NS (SOP, 20)	12.60mm x 7.8mm	12.6mm x 5.30mm
	PW (TSSOP, 20)	6.50mm x 6.4mm	6.50mm x 4.40mm

(1) For more information, see [Section 11](#).

(2) The package size (length x width) is a nominal value and includes pins, where applicable.

(3) The body size (length x width) is a nominal value and does not include pins..



Logic Diagram (Positive Logic)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.

Table of Contents

1 Features	1	7.3 Feature Description.....	10
2 Applications	1	7.4 Device Functional Modes.....	10
3 Description	1	8 Application and Implementation	11
4 Pin Configuration and Functions	3	8.1 Application Information.....	11
5 Specifications	4	8.2 Typical Application.....	11
5.1 Absolute Maximum Ratings.....	4	8.3 Power Supply Recommendations.....	12
5.2 ESD Ratings.....	4	8.4 Layout.....	12
5.3 Recommended Operating Conditions.....	4	9 Device and Documentation Support	13
5.4 Thermal Information.....	5	9.1 Documentation Support.....	13
5.5 Electrical Characteristics.....	5	9.2 Receiving Notification of Documentation Updates.....	13
5.6 Switching Characteristics.....	5	9.3 Support Resources.....	13
5.7 Noise Characteristics.....	6	9.4 Trademarks.....	13
5.8 Typical Characteristics.....	7	9.5 Electrostatic Discharge Caution.....	13
6 Parameter Measurement Information	8	9.6 Glossary.....	13
7 Detailed Description	9	10 Revision History	13
7.1 Overview.....	9	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram.....	9	Information	13

4 Pin Configuration and Functions




Figure 4-1. SN74AHC240-Q1 PW Package (Top View)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
1OE	1	O	Output enable 1
1A1	2	I	1A1 input
2Y4	3	O	2Y4 output
1A2	4	I	1A2 input
2Y3	5	O	2Y3 output
1A3	6	I	1A3 input
2Y2	7	O	2Y2 output
1A4	8	I	1A4 input
2Y1	9	O	2Y1 output
GND	10	G	Ground pin
2A1	11	I	2A1 input
1Y4	12	O	1Y4 output
2A2	13	I	2A2 input
1Y3	14	O	1Y3 output
2A3	15	I	2A3 input
1Y2	16	O	1Y2 output
2A4	17	I	2A4 input
1Y1	18	O	1Y1 output
2OE	19	O	Output enable 2
VCC	20	P	Power pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
V_I	Input voltage range ⁽²⁾		-0.5	7	V
V_O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	7	V
V_O	Output voltage range ⁽²⁾		-0.5	$V_{CC} + 0.5$	V
I_{IK}	Input clamp current	$V_I < -0.5V$		-20	mA
I_{OK}	Output clamp current	$V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$		± 20	mA
I_O	Continuous output current	$V_O = 0$ to V_{CC}		± 25	mA
	Continuous output current through V_{CC} or GND			± 75	mA
T_{stg}	Storage temperature		-65	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Specification	Description	Condition	MIN	MAX	UNIT
V_{CC}	Supply voltage		2	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2V$	1.5		V
		$V_{CC} = 3V$	2.1		
		$V_{CC} = 5.5V$	3.85		
V_{IL}	Low-Level input voltage	$V_{CC} = 2V$		0.5	V
	Low-Level input voltage	$V_{CC} = 3V$		0.9	
	Low-Level input voltage	$V_{CC} = 5.5V$		1.65	
V_I	Input Voltage		0	5.5	V
V_O	Output Voltage		0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2V$		-50	μA
		$V_{CC} = 3.3V \pm 0.3V$		-4	mA
		$V_{CC} = 5V \pm 0.5V$		-8	mA
I_{OL}	Low-level output current	$V_{CC} = 2V$		50	μA
		$V_{CC} = 3.3V \pm 0.3V$		4	mA
		$V_{CC} = 5V \pm 0.5V$		8	mA
$\Delta t/\Delta V$	Input transition rise or fall rate	$V_{CC} = 3.3V \pm 0.3V$		100	ns/V
		$V_{CC} = 5V \pm 0.5V$		20	ns/V
T_A	Operating free-air temperature		-40	125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DW	DB	DGV	N	NS	PW	UNIT
		20 PINS						
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾	81.1	70	92	69	60	116.8	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			-40°C to 125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -50µA	2V to 5.5V	V _{CC} -0.1	V _{CC}		V _{CC} -0.1	V _{CC}		V
	I _{OH} = -4mA	3V	2.58			2.48			
	I _{OH} = -8mA	4.5V	3.94			3.8			
V _{OL}	I _{OL} = 50µA	2V to 5.5V		0.1			0.1		V
	I _{OL} = 4mA	3V		0.36			0.44		
	I _{OL} = 8mA	4.5V		0.36			0.44		
I _I	V _I = 5.5V or GND and V _{CC} = 0V to 5.5V	0V to 5.5V		±0.1			±1		µA
I _{OZ}	V _O = V _{CC} or GND and V _{CC} = 5.5V	5.5V		±0.25			±5		µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0, and V _{CC} = 5.5V	5.5V		4			40		µA
C _I	V _I = V _{CC} or GND	5V		2	10		10		pF
C _O	V _O = V _{CC} or GND	5V		5					pF
C _{PD}	No load, F = 1MHz	5V		15					pF

5.6 Switching Characteristics

C_L = 50pF; over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted). See *Parameter Measurement Information*

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V _{CC}	T _A = 25°C			-40°C to 125°C			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
t _{PLH}	A	Y	C _L = 15pF	2V		19.5		1		23	ns
t _{PHL}						19.5		1		23	ns
t _{PZH}	OE	Y	C _L = 15pF	2V		25.5		1		30	ns
t _{PZL}						25.5		1		30	ns
t _{PHZ}	OE	Y	C _L = 15pF	2V		25.5		1		30	ns
t _{PLZ}						25.5		1		30	ns
t _{PLH}	A	Y	C _L = 15pF	3.3V		5.3	7.5	1		9	ns
t _{PHL}						5.3	7.5	1		9	ns
t _{PZH}	OE	Y	C _L = 15pF	3.3V		6.6	10.6	1		12.5	ns
t _{PZL}						6.6	10.6	1		12.5	ns
t _{PHZ}	OE	Y	C _L = 15pF	3.3V		7.8	11.5	1		12.5	ns
t _{PLZ}						7.8	11.5	1		12.5	ns
t _{PLH}	A	Y	C _L = 15pF	5V		3.6	5.5	1		6.5	ns
t _{PHL}						3.6	5.5	1		6.5	ns
t _{PZH}	OE	Y	C _L = 15pF	5V		4.7	7.3	1		8.5	ns
t _{PZL}						4.7	7.3	1		8.5	ns

5.6 Switching Characteristics (continued)

$C_L = 50\text{pF}$; over operating free-air temperature range; typical values measured at $T_A = 25^\circ\text{C}$ (unless otherwise noted). See *Parameter Measurement Information*

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V _{CC}	T _A = 25°C			-40°C to 125°C			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
t _{PHZ}	OE	Y	C _L = 15pF	5V	5.2	7.2	1	8.5	ns		
t _{PLZ}					5.2	7.2	1	8.5	ns		
t _{PLH}	A	Y	C _L = 50pF	2V	26.5	1	30	ns			
t _{PHL}					26.5	1	30	ns			
t _{PZH}	OE	Y	C _L = 50pF	2V	32.5	1	36.5	ns			
t _{PZL}					32.5	1	36.5	ns			
t _{PHZ}	OE	Y	C _L = 50pF	2V	32	1	36.5	ns			
t _{PLZ}					32	1	36.5	ns			
t _{PLH}	A	Y	C _L = 50pF	3.3V	7.8	11	1	12.5	ns		
t _{PHL}					7.8	11	1	12.5	ns		
t _{PZH}	OE	Y	C _L = 50pF	3.3V	9.1	14.1	1	16	ns		
t _{PZL}					9.1	14.1	1	16	ns		
t _{PHZ}	OE	Y	C _L = 50pF	3.3V	10.3	14	1	16	ns		
t _{PLZ}					10.3	14	1	16	ns		
t _{PLH}	A	Y	C _L = 50pF	5V	5.1	7.5	1	8.5	ns		
t _{PHL}					5.1	7.5	1	8.5	ns		
t _{PZH}	OE	Y	C _L = 50pF	5V	6.2	9.3	1	10.5	ns		
t _{PZL}					6.2	9.3	1	10.5	ns		
t _{PHZ}	OE	Y	C _L = 50pF	5V	6.7	9.2	1	10.5	ns		
t _{PLZ}					6.7	9.2	1	10.5	ns		
t _{sk(o)}			C _L = 50pF	2V		2		2	ns		
t _{sk(o)}			C _L = 50pF	3.3V		1.5		1.5	ns		
t _{sk(o)}			C _L = 50pF	5V		1		1	ns		

5.7 Noise Characteristics

V_{CC} = 5V, CL = 50pF, TA = 25°C

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}				V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}				V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}				V
V _{IH(D)}	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

5.8 Typical Characteristics

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 5-1. Supply Current Across Supply Voltage




Figure 5-2. Output Voltage vs Current in LOW State; 5V Supply




Figure 5-3. Output Voltage vs Current in LOW State; 3.3V Supply





Figure 5-4. Output Voltage vs Current in LOW State; 2.5V Supply

6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1\text{MHz}$, $Z_O = 50\Omega$, $t_r \leq 3\text{ns}$, $t_f \leq 3\text{ns}$.
- D. The outputs are measured one at a time with one input transition per measurement. E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

The SNx4AHC240 devices are organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To place the device in the high-impedance state during power up or power down, tie \overline{OE} to V_{CC} through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

7.4 Device Functional Modes

**Table 7-1. Function Table
(Each Buffer)**

INPUTS ⁽¹⁾		OUTPUT ⁽²⁾ Y
\overline{OE}	A	
L	H	L
L	L	H
H	X	Z

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care

(2) H = Driving High, L = Driving Low, Z = High Impedance State

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SNx4AHC240 device is a high drive CMOS device that can be used for a multitude of bus-interface type applications where the data needs to be retained or latched. It can produce 24mA of drive current at 3.3V making it ideal for driving multiple outputs and also good for high-speed applications up to 100MHz. The inputs are 5.5V tolerant allowing it to translate down to V_{CC} .

8.2 Typical Application




Figure 8-1. Typical Application Diagram

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

8.2.2 Detailed Design Procedure

1. Recommended Input Conditions
 - Rise time and fall time specs: See $(\Delta t/\Delta V)$ in the [Recommended Operating Conditions](#) table.
 - Specified high and low levels: See $(V_{IH}$ and V_{IL}) in the [Recommended Operating Conditions](#) table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5V at any valid V_{CC} .
2. Recommend Output Conditions
 - Load currents should not exceed 25mA per output and 50mA total for the part.
 - Outputs should not be pulled above V_{CC} .

8.2.3 Application Curves




Figure 8-2. I_{CC} vs Frequency

8.3 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in [Section 5.3](#).

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends $0.1\mu F$ and if there are multiple V_{CC} terminals, then TI recommends $.01\mu F$ or $.022\mu F$ for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A $0.1\mu F$ and $1\mu F$ are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple bit logic devices inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. The following rules specify what must be observed under all circumstances.

All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever makes more sense or is more convenient. It is generally okay to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, then it will disable the outputs section of the part when asserted. This does not disable the input section of the IOs, so they cannot float when disabled.

8.4.2 Layout Example




Figure 8-3. Layout Recommendation

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs](#)
- Texas Instruments, [Understanding Schmitt Triggers](#)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

Changes from Revision I (April 2023) to Revision J (August 2024)	Page
• Added package size and military packages to <i>Device Information</i> table.....	1
• Updated R _{θJA} values: PW = 83 to 116.8, DW = 58 to 81.1, all values in °C/W	5

Changes from Revision H (July 2003) to Revision I (April 2023)	Page
• Added <i>Package Information</i> table, <i>Pin Functions</i> table, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9680701Q2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680701Q2A SNJ54AHC240FK
5962-9680701QRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680701QR A SNJ54AHC240J
5962-9680701QSA	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680701QS A SNJ54AHC240W
SN74AHC240DGSR	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC240
SN74AHC240DW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-40 to 85	AHC240
SN74AHC240DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC240
SN74AHC240DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC240
SN74AHC240N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74AHC240N
SN74AHC240N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74AHC240N
SN74AHC240NSR	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC240
SN74AHC240NSR.A	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC240
SN74AHC240PW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 85	HA240
SN74AHC240PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA240
SN74AHC240PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA240
SN74AHC240RKS	Active	Production	VQFN (RKS) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC240
SNJ54AHC240FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680701Q2A SNJ54AHC240FK
SNJ54AHC240FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680701Q2A SNJ54AHC240FK
SNJ54AHC240J	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680701QR A SNJ54AHC240J

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SNJ54AHC240J.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680701QR A SNJ54AHC240J
SNJ54AHC240W	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680701QS A SNJ54AHC240W
SNJ54AHC240W.A	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680701QS A SNJ54AHC240W

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC240, SN74AHC240 :

- Catalog : [SN74AHC240](#)
- Automotive : [SN74AHC240-Q1](#), [SN74AHC240-Q1](#)
- Military : [SN54AHC240](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC240DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74AHC240DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC240NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHC240PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC240RKS	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC240DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74AHC240DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHC240NSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74AHC240PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHC240RKS	VQFN	RKS	20	3000	210.0	185.0	35.0


TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μ m)	B (mm)
5962-9680701Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9680701QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHC240N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AHC240N.A	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHC240FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC240FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC240W	W	CFP	20	25	506.98	26.16	6220	NA
SNJ54AHC240W.A	W	CFP	20	25	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20


PACKAGE OUTLINE

PW0020A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220206/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

DGS0020A



VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4226367/A 10/2020

NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. No JEDEC registration as of September 2020.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

DGS0020A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4226367/A 10/2020

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DGS0020A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 16X

4226367/A 10/2020

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RKS 20

VQFN - 1 mm max height

2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226872/A


PACKAGE OUTLINE

RKS0020A



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4222490/B 02/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4222490/B 02/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
83% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4222490/B 02/2021

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

GENERIC PACKAGE VIEW


FK 20

LCCC - 2.03 mm max height

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4229370VA\

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

△ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

△ The 20 pin end lead shoulder width is a vendor option, either half or full width.


PACKAGE OUTLINE

DW0020A



SOIC - 2.65 mm max height

SOIC



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025