# 74ALVCHS162830A 1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES624 - FEBRUARY 2005

- **Member of the Texas Instruments** Widebus™ Family
- **Output Ports Have Series Damping** Resistors, So No External Resistors Are Required
- **Diodes on Inputs Clamp Overshoot**
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

### description/ordering information

This 1-bit to 2-bit address driver is designed for 2.3-V to 3.6-V V<sub>CC</sub> operation.


Diodes to V<sub>CC</sub> have been added on the inputs to clamp overshoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The outputs, which are designed to sink up to 12 mA, include series damping resistors to reduce overshoot and undershoot.

The ALVCHS162830A is an improved version of the LVCHS162830 (non-A version) and has been optimized for lower power consumption and higher AC drive. Higher AC drive provides capability to drive loads with a faster edge rate.

To ensure the high-impedance state during power up or power down, the output-enable (OE) input should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments



## description/ordering information

## **ORDERING INFORMATION**


	TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
1	-40°C to 85°C	TVSOP – DBB	Tape and reel	74ALVCHS162830AGR	ALVCHS162830A

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE**

	INPUTS	OUTPUTS			
OE1	OE2	Α	1Yn	2Yn	
L	Н	Н	Н	Z	
L	Н	L	L	Z	
Н	L	Н	Z	Н	
Н	L	L	Z	L	
L	L	Н	Н	Н	
L	L L		L	L	
Н	Н	Χ	Z	Z	

# logic diagram (positive logic)



# 74ALVCHS162830A 1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES624 - FEBRUARY 2005

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, $I_{IK}$ ( $V_I < 0, V_I > V_{CC}$ )	±50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3)	64°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
.,		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		.,
VIH F VIL L VI Ir VO C IOH F IOL L	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
.,	Landard Construction	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	.,
VIH H VIL LC VI In VO O IOH H IOL LC	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	V
٧ı	Input voltage		0	VCC	V
VO	Output voltage		0	Vcc	V
		V <sub>CC</sub> = 2.3 V		-6	
VIH VIL VI VO IOH  LOL  Δt/Δv	High-level output current	V <sub>CC</sub> = 2.7 V		-8	mA
		V <sub>CC</sub> = 3 V		-12	
		V <sub>CC</sub> = 2.3 V		6	
lOL	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA
VIH VIL VI VO IOH Δt/Δv		V <sub>CC</sub> = 3 V		12	
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# 74ALVCHS162830A 1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES624 - FEBRUARY 2005

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMET	ΓER	TEST C	ONDITIONS	VCC	MIN	TYP <sup>†</sup>	MAX	UNIT	
.,		$I_{I} = -18 \text{ mA}$	2.3 V			-1.2	.,		
VIK		I <sub>I</sub> = 18 mA	2.3 V		VCI	C + 1.2	V		
		I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	Vcc -	0.2			
		$I_{OH} = -4 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.9				
.,			V <sub>IH</sub> = 1.7 V	2.3 V	1.7			.,	
VOH		I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 2 V	3 V	2.4			V	
		$I_{OH} = -8 \text{ mA},$	V <sub>IH</sub> = 2 V	2.7 V	2				
		$I_{OH} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2		
		I <sub>OL</sub> = 4 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4	<b></b> -	
		L 0 A	V <sub>IL</sub> = 0.7 V	2.3 V			0.55		
		$I_{OL} = 6 \text{ mA}$	V <sub>IL</sub> = 0.8 V	3 V			0.55	V	
		$I_{OL} = 8 \text{ mA},$ $V_{IL} = 0.8 \text{ V}$ 2.7		2.7 V			0.6		
		I <sub>OL</sub> = 12 mA,	3 V			0.8			
Ц		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V <sub>I</sub> = 0.7 V		2.3 V	45				
		V <sub>I</sub> = 1.7 V		2.3 V	-45				
l <sub>l</sub> (hold)		V <sub>I</sub> = 0.8 V		3 V	75			μΑ	
		V <sub>I</sub> = 2 V		3 V	-75				
		V <sub>I</sub> = 0 to 3.6 V <sup>‡</sup>		3.6 V			±500		
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			20	μΑ	
ΔlCC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			500	μА	
Cont	rol inputs					3.5		_	
C <sub>i</sub> Data	inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		4.5		pF	
C <sub>O</sub> Outp	outs	$V_O = V_{CC}$ or GND		3.3 V		4.5		pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V <sub>CC</sub> =	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	Y	1.2	3.8		4	1.7	3.5	ns
t <sub>en</sub>	ŌE	Υ	1	5.7		5.7	1	4.8	ns
<sup>t</sup> dis	ŌE	Y	1	4.9	·	5.4	1.7	5.2	ns


# operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER		TEST	ONDITIONS	V <sub>CC</sub> = 2.5 V	$V_{CC} = 3.3 V$	UNIT	
	FARAWETER	IESIC	ONDITIONS	TYP	TYP	UNIT		
C .	Power dissipation capacitance	One OE enabled	C. – 0	f = 10 MHz	17	17.5	pF	
C <sub>pd</sub>	per bit (one output switching)	All outputs disabled	$C_L = 0$ ,	I = 10 IVINZ	0.4	0.5	рг	



<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
<sup>t</sup> pd	Open
<sup>t</sup> PLZ <sup>/t</sup> PZL	V <sub>LOAD</sub>
<sup>t</sup> PHZ <sup>/t</sup> PZH	GND

**LOAD CIRCUIT** 

W	INPUT		\/	V	0.	6	V
Vcc	٧ı	t <sub>r</sub> /t <sub>f</sub>	νM	VLOAD	CL	RL	$V_\Delta$
2.5 V ± 0.2 V	V <sub>CC</sub> ≤2 ns		V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V ≤2.5 ns		1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzi and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
74ALVCHS162830AGR	Active	Production	TSSOP (DBB)   80	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCHS162830A
74ALVCHS162830AGR.B	Active	Production	TSSOP (DBB)   80	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCHS162830A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVCHS162830AGR	TSSOP	DBB	80	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




## \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	74ALVCHS162830AGR	TSSOP	DBB	80	2000	356.0	356.0	45.0



SMALL OUTLINE PACKAGE




#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153, Variation FF.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025