www.ti.com

# **DisplayPort 1:1 Buffer**

#### **FEATURES**

- Supports Data Rates up to 2.7 Gbps
- Supports Dual-Mode DisplayPort
- Output Waveform Mimics Input Waveform Characteristics
- Enhanced ESD: 12 KV on all pins
- Enhanced Commercial Temperature Range: 0°C to 85°C
- 36 Pin 6 × 6 QFN Package

#### **APPLICATIONS**

- Personal Computer Market
  - Desktop PC
  - Notebook PC
  - Docking Station
  - Standalone Video Card


## **DESCRIPTION**

The SN75DP118 is a one Dual-Mode DisplayPort input to one Dual-Mode DisplayPort output. The output follows the input signal in a manner that provides the highest level of signal integrity while supporting the EMI benefits of spread spectrum clocking. The SN75DP118 data rates of up to 2.7 Gbps through each link for a total throughput of up to 10.8 Gbps can be realized.

In addition to the DisplayPort high speed signal lines, the SN75DP118 also supports the Hot Plug Detect (HPD) and Cable Adapter Detect (CAD) channels.

The SN75DP118 is characterized for operation over ambient air temperature of 0°C to 85°C.

#### TYPICAL APPLICATION






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DATA FLOW BLOCK DIAGRAM**



## **PACKAGE**





## **PIN FUNCTIONS**

PIN		1/0	PEGGDIPTION
SIGNAL	NO.	I/O	DESCRIPTION
MAIN LINK INF	PUT PINS		
ML_IN 0	34, 35	I	DisplayPort Main Link Channel 0 Differential Input
ML_IN 1	2, 3	I	DisplayPort Main Link Channel 1 Differential Input
ML_IN 2	5, 6	I	DisplayPort Main Link Channel 2 Differential Input
ML_IN 3	8, 9	ı	DisplayPort Main Link Channel 3 Differential Input
MAIN LINK OU	TPUT PINS		
ML_OUT 0	30, 29	0	DisplayPort Main Link Port A Channel 0 Differential Output
ML_OUT 1	26, 25	0	DisplayPort Main Link Port A Channel 1 Differential Output
ML_OUT 2	23, 22	0	DisplayPort Main Link Port A Channel 2 Differential Output
ML_OUT 3	20, 19	0	DisplayPort Main Link Port A Channel 3 Differential Output
HOT PLUG DE	TECT PINS0		
HPD_OUT	11	0	Hot Plug Detect Output to the DisplayPort Source
HPD_ IN	15	I	Hot Plug Detect Input from the DisplayPort Connector
CABLE ADAPT	TER DETECT PINS		
CAD _OUT	12	0	Cable Adapter Detect Output to the DisplayPort Source
CAD _ IN	14	I	Cable Adapter Detect Input from the DisplayPort Connector
CONTROL PIN	S		
ΙP	33	I	Low Power Select Bar
CAD_INV	31	I	Output Port Priority selection
DP <sub>adj</sub>	17	I	DisplayPort Main Link Output Gain Adjustment
NC	16		Not Connected
SUPPLY AND	GROUND PINS		
VCC	4, 16, 24, 28, 36		Primary Supply Voltage
VDD	10		HPD and CAD Output Voltage
GND	1, 7, 13, 21, 27, 32		Ground

## **Table 1. Control Pin Lookup**

SIGNAL	LEVEL <sup>(1)</sup>	STATE	DESCRIPTION
	Н	Normal Mode	Normal operational mode for device
L Low Power Mode		Low Power Mode	Device is forced into a Low Power state causing the outputs to go to a high impedance state, All other inputs are ignored.
		CAD Inverted	The CAD output logic is inverted from the CAD input
CAD_INV	L	CAD not Inverted	The CAD output logic follows the CAD input
	4.53 kΩ	Increased Gain	Main Link DisplayPort Output will have an increased voltage swing
DP <sub>adj</sub>	6.49 kΩ	Nominal Gain	Main Link DisplayPort Output will have a nominal voltage swing
	10 kΩ	Decreased Gain	Main Link DisplayPort Output will have a decreased voltage swing

(1) (H) Logic High; (L) Logic Low



#### ORDERING INFORMATION

PART NUMBER	PART MARKING	PACKAGE <sup>(1)</sup>
SN75DP118RHHR	DP118	36-pin QFN Reel (large)
SN75DP118RHHT	DP118	36-pin QFN Reel (small)

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
Supply Voltage Range (2)	V <sub>CC</sub> , V <sub>DD</sub>	-0.3 to 5.5	V
	Main Link I/O (ML_IN x, ML_OUT x) Differential Voltage	1.5	V
Voltage Range	Page   Page	V	
	Control I/O	-0.3 to VCC + 0.3	V
	Human body model <sup>(3)</sup>	±12000	V
Electrostatic discharge	Charged-device model (4)	-0.3 to 5.5  1.5  -0.3 to VCC + 0.3  -0.3 to VCC + 0.3  ±12000  ±1000	V
	Machine model <sup>(5)</sup>	±200	V
Continuous power dissipat	ion	See Dissipation Ratir	ng Table

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-B.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101-A.
- (5) Tested in accordance with JEDEC Standard 22, Test Method A115-A.

#### **DISSIPATION RATINGS**

PACKAGE	PCB JEDEC STANDARD	T <sub>A</sub> < 25°C	DERATING FACTOR <sup>(1)</sup> ABOVE $T_A = 25^{\circ}C$	T <sub>A</sub> = 85°C POWER RATING
36-pin QFN (RHH)	Low-K	759 mW	7.5 mW/°C	303 mW
30-pili QFN (KHH)	High-K	2127 mW	21.2 mW/°C	851 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

## THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX <sup>(1)</sup>	UNIT
$R_{\thetaJB}$	Junction-to-board thermal resistance	4x4 Thermal vias under powerpad		28.11		°C/W
$R_{\thetaJC}$	Junction-to-case thermal resistance			32.77		°C/W
P <sub>D</sub>	Device power dissipation	$\overline{\text{LP}}$ = 5.5 V; ML: V <sub>PP</sub> = 1200 mV, 2.7 Gbps, PRBS; HPD_IN/CAD_IN/CAD_INV = 5.5 V; V <sub>CC</sub> = 5.5 V, V <sub>DD</sub> = 5.25 V; Temp = 85°C; DP <sub>adj</sub> = 6.49 kΩ		240	280	mW
P <sub>SD</sub>	Device power dissipation under low power	$\overline{LP} = 0V; HPD_IN/CAD_IN/CAD_INV = 5.5V;$ $V_{CC} = 5.5V,$ $V_{DD} = 5.2 \ V; Temp = 85^{\circ}C; DP_{adj} = 6.49 \ k\Omega$			40	μW

(1) Maximum Rating is simulated under worse case condition.

Submit Documentation Feedback



#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
$V_{DD}$	HPD and CAD Output reference voltage	1.62		5.25	V
T <sub>A</sub>	Operating free-air temperature	0		85	°C
MAIN LI	NK DIFFERENTIAL PINS				
$V_{ID}$	Peak-to-peak input differential voltage	0.15		1.40	V
$d_{R}$	Data rate			2.7	Gbps
R <sub>t</sub>	Termination resistance	45	50	55	Ω
V <sub>O(term)</sub>	Output termination voltage	0		2	V
HPD, CA	AD, AND CONTROL PINS				
V <sub>IH</sub>	High-level input voltage	2		5.5	V
V <sub>IL</sub>	Low-level input Voltage	0		8.0	V

## **DEVICE POWER**

The SN75DP118 is designed to operate off of a single 5V supply.

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Supply current	$\overline{\text{LP}}$ = 5.5 V; ML: V <sub>PP</sub> = 1200 mV, 2.7 Gbps, PRBS; HPD_IN/CAD_IN/CAD_INV = 5.5 V; V <sub>CC</sub> = 5.5 V, V <sub>DD</sub> = 5.25 V; Temp = 85°C; DP <sub>adj</sub> = 6.49 kΩ		50	55	mA
$I_{DD}$	Supply current	V <sub>DD</sub> = 5.5 V		0.1	2	mA
I <sub>SD</sub>	Shutdown current	$\overline{\text{LP}}$ = 0 V; HPD_IN/CAD_IN/CAD_INV = 5.5 V; V <sub>CC</sub> = 5.5 V, V <sub>DD</sub> = 5.25 V; Temp = 85°C; DP <sub>adj</sub> = 6.49 k $\Omega$		4	10	μΑ

## HOT PLUG AND CABLE ADAPTER DETECT

The SN75DP118 has a built in level shifter for the HPD and CAD outputs. The output voltage level of the HPD and CAD pins is defined by the voltage level of the VDD pin. The state of the HPD pin will also set the active state of the device. If HPD is low the device will enter low power mode. Once HPD goes high, the device will come out of low power mode and enter active mode. If HPD goes LOW for a period of time exceeding  $t_{T(HPD)}$ , the device will enter the low power mode.

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>OH5</sub>		$I_{OH} = -100 \mu A, V_{DD} = 5V$	4.5	5	V
$V_{OH3.3}$	Lligh lovel output voltage	$I_{OH} = -100 \mu A, V_{DD} = 3.3 V$	3	3.3	V
$V_{\text{OH2.5}}$	High-level output voltage	$I_{OH} = -100 \mu A, V_{DD} = 2.5 V$	2.25	2.5	V
V <sub>OH1.8</sub>		$I_{OH} = -100 \mu A, V_{DD} = 1.8 V$	1.62	1.8	V
$V_{OL}$	Low-level output voltage	I <sub>OH</sub> = 100 μA	0	0.4	V
I <sub>H</sub>	High-level input current	V <sub>IH</sub> = 2 V, V <sub>CC</sub> = 5.5 V	-10	10	μΑ
IL	Low-level input current	V <sub>IL</sub> = 0.8 V, V <sub>CC</sub> = 5.5 V	-10	10	μΑ

Copyright © 2008–2009, Texas Instruments Incorporated

Submit Documentation Feedback



## **SWITCHING CHARACTERISTICS**

over recommended operating (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD(CAD)</sub>	Propagation delay	V <sub>DD</sub> = 5 V		20	30	ns
t <sub>PD(HPD)</sub>	Propagation delay	V <sub>DD</sub> = 5 V		70	110	ns
t <sub>T(HPD)</sub>	HPD logic switch time	V <sub>DD</sub> = 5 V	200		400	ms
t <sub>M(HPD)</sub>	Minimum output pulse duration	V <sub>DD</sub> = 5 V	100			ns
t <sub>Z(HPD)</sub>	Low power to high-level propagation delay	V <sub>DD</sub> = 5 V		70	110	ns




Figure 1. HPD Test Circuit

Figure 2. HPD Timing Diagram #1




Figure 3. CAD Timing Diagram




Figure 4. HPD Timing Diagram Number 2






Figure 5. HPD Timing Diagram Number 3

## **MAIN LINK PINS**

The main link I/O of the SN75DP118 is designed to track the magnitude and frequency characteristics of the input waveform and replicate them on the output. A feature has also been incorporated in the SN75DP118 to either increase of decrease the output amplitude via the resistor connected between the DP<sub>adi</sub> pin and ground.

## **ELECTRICAL CHARACTERISTICS**

over recommended operating (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{I/O(2)}$	Difference between input and output	$V_{ID}$ = 200 mV, $DP_{adj}$ = 6.5 k $\Omega$	0	30	60	
$\Delta V_{I/O(3)}$		$V_{ID}$ = 300 mV, $DP_{adj}$ = 6.5 k $\Omega$	-24	11	36	mV
$\Delta V_{I/O(4)}$		$V_{ID}$ = 400 mV, $DP_{adj}$ = 6.5 k $\Omega$	-45	-15	15	mv
$\Delta V_{I/O(6)}$		$V_{ID}$ = 600 mV, $DP_{adj}$ = 6.5 k $\Omega$	-87	-47	-22	
R <sub>INT</sub>	Input termination impedance		45	50	55	Ω
V <sub>Iterm</sub>	Input termination voltage		0		2	V

## **SWITCHING CHARACTERISTICS**

over recommended operating (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>R/F(DP)</sub>	Output edge rate (20% - 80%)	Input edge rate = 80 ps (20% - 80%)		115		ps
t <sub>PD</sub>	Propagation delay time	F = 1MHz, V <sub>ID</sub> = 400 mV	200	240	280	ps
t <sub>SK(1)</sub>	Intra-pair skew	F = 1MHz, V <sub>ID</sub> = 400 mV			20	ps
t <sub>SK(2)</sub>	Inter-pair skew	F = 1MHz, V <sub>ID</sub> = 400 mV			40	ps
t <sub>DPJIT(PP)</sub>	Peak-to-peak output residual jitter	$dR = 2.7Gbps$ , $V_{ID} = 400 \text{ mV}$ , PRBS7		25	35	ps

Copyright © 2008–2009, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 6. Main Link Test Circuit




Figure 7. Main Link  $\Delta V_{\text{I/O}}$  and Edge Rate Measurements




Figure 8. Main Link Delay Measurements







Figure 9. Main Link Skew Measurements



## **TYPICAL CHARACTERISTICS**





#### APPLICATION INFORMATION

## **Power Logic**

The power logic of the SN75DP118 is tied to the state of the HPD input pin as well as the low power pin. When HPD\_IN is LOW the SN75DP118 enters the low power state. In this state the outputs are high impedance and the device shuts down to optimize power conservation. When HPD\_IN goes high the device enters the normal operational state.

Several key factors were taken into consideration with this digital logic implementation of channel selection, as well as HPD repeating. This logic is described in the following scenarios.

Scenario 1. Low Power State to Active State:

- There are two possible cases for this scenario depending on the state of the low power pin.
  - Case one: In this case HPD\_IN is initially LOW and the low power pin is also LOW. In this initial state the device is in a low power mode. Once the HPD input goes to a HIGH state the device remains in the low power mode, with both the main link and auxiliary I/O in a high impedance state (Figure 14).
  - Case two: In this case HPD\_IN is initially LOW and the low power pin is HIGH. In this initial state the device is in a low power mode. Once the HPD input goes to a HIGH state the device comes out of the low power mode and enters active mode, enabling the main link and auxiliary I/O. The HPD output to the source is enabled and follows the logic state of the input HPD (Figure 15). This is specified as  $t_{Z(HPD)}$ .




Figure 14.




Figure 15.

#### Scenario 2. HPD Changes:

• In this case the HPD input is initially HIGH. The HPD output logic state follows the state of the HPD input. If the HPD input pulses LOW, as may be the case if the sink device is requesting an interrupt, the HPD output to the source will also pulse Low for the same duration of time with a slight delay (Figure 16). The delay of this signal through the SN75DP118 is specified as  $t_{PD(HPD)}$ . If the duration of the LOW pulse is less then  $t_{M(HPD)}$  it may not be accurately repeated to the source. If the duration of the LOW pulse exceeds  $t_{T(HPD)}$  the device determines that an unplug event has occurred and enters the low power state (Figure 17). Once the HPD input goes high again the device returns to the active state as indicated in scenario 1.




Figure 16.




Figure 17.

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	<b>.</b>		Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN75DP118RHHR	Active	Production	VQFN (RHH)   36	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 85	DP118
SN75DP118RHHR.B	Active	Production	VQFN (RHH)   36	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 85	DP118
SN75DP118RHHT	Active	Production	VQFN (RHH)   36	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 85	DP118
SN75DP118RHHT.B	Active	Production	VQFN (RHH)   36	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 85	DP118

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75DP118RHHR	VQFN	RHH	36	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
SN75DP118RHHT	VQFN	RHH	36	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 24-Jul-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75DP118RHHR	VQFN	RHH	36	2500	353.0	353.0	32.0
SN75DP118RHHT	VQFN	RHH	36	250	213.0	191.0	35.0

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025