

# TCAL9539R Low-Voltage 16-Bit I2C-Bus, SMBus I/O Expander with Interrupt Output, Reset, and Configuration Registers

#### 1 Features

- Operating power-supply voltage range of 1.08V to
- Low standby current consumption of 1µA typical at 1.8mV
- 1MHz fast mode plus I<sup>2</sup>C bus
- Hardware address pin allows two devices on the same I2C, SMBus bus
- Active-low reset input (RESET)
  - Sticky registers retain values when device is reset with RESET
  - I2C functional state machine is reset
- Open-drain active-low interrupt output (INT)
- Input or output configuration register
- Polarity inversion register
- Configurable I/O drive strength register
- Pull-up and pull-down resistor configuration register
- Internal power-on reset
- Noise filter on SCL or SDA inputs
- Latched outputs with high-current drive maximum capability for directly driving LEDs
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD protection exceeds JESD 22
  - 2000V Human-body model (A114-A)
  - 1000V Charged-device model (C101)

# 2 Applications

- Servers
- Routers (telecom switching equipment)
- Personal computers
- Personal electronics
- Industrial automation
- **Gaming** consoles
- Products with GPIO-limited processors

# 3 Description

The TCAL9539R device provides general purpose parallel input/output (I/O) expansion for the two-line bidirectional I<sup>2</sup>C bus (or SMBus) protocol and is designed for 1.08V to 3.6V V<sub>CC</sub> operation.

The device supports 100kHz (Standard-mode), 400kHz (Fast-mode), and 1MHz (fast-mode-plus) I<sup>2</sup>C clock frequencies. I/O expanders such as the TCAL9539R provide a simple solution when additional I/Os are needed for switches, sensors, push-buttons, LEDs, fans, and so on.


The TCAL9539R has Agile I/O ports which include additional features designed to enhance the I/O performance in terms of speed, power consumption and EMI. The additional features are: programmable output drive strength, programmable pull-up and pulldown resistors, latchable inputs, maskable interrupt, interrupt status register, and programmable opendrain or push-pull outputs.

The RESET pin only resets the I<sup>2</sup>C state machine when stuck to regain access to the I<sup>2</sup>C. I/O pins and sticky registers retain the last configured state while the I<sup>2</sup>C is being re-initialized.

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE
TCAL9539R	TSSOP (24)	7.8mm × 4.4mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



# **Table of Contents**

1 Features	1	7.4 Device Functional Modes	17
2 Applications	1	7.5 Programming	17
3 Description	1	7.6 Register Maps	19
4 Pin Configuration and Functions	3	8 Application and Implementation	<mark>27</mark>
5 Specifications	4	8.1 Application Information	27
5.1 Absolute Maximum Ratings	4	8.2 Typical Application	
5.2 ESD Ratings	4	8.3 Power Supply Recommendations	30
5.3 Recommended Operating Conditions	4	8.4 Layout	33
5.4 Thermal Information	4	9 Device and Documentation Support	
5.5 Electrical Characteristics	6	9.1 Receiving Notification of Documentation Upd	lates34
5.6 Timing Requirements	7	9.2 Support Resources	34
5.7 I <sup>2</sup> C Bus Timing Requirements	8	9.3 Trademarks	34
5.8 Switching Characteristics	9	9.4 Electrostatic Discharge Caution	34
6 Parameter Measurement Information		9.5 Glossary	34
7 Detailed Description	14	10 Revision History	34
7.1 Overview	14	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagrams	14	Information	34
7.3 Feature Description	15		



# **4 Pin Configuration and Functions**




Figure 4-1. PW (TSSOP) Package, 24-Pin (Top View)

**Table 4-1. Pin Functions** 

	PIN		
NAME	TSSOP (PW)	TYPE <sup>(1)</sup>	DESCRIPTION
A0	21	I	Address input. Connect directly to V <sub>CC</sub> or ground
A1	2	I	Address input. Connect directly to V <sub>CC</sub> or ground
GND	12	_	Ground
ĪNT	1	0	Interrupt output. Connect to V <sub>CC</sub> through a pull-up resistor
RESET	3	I	Active-low reset input. Connect to V <sub>CC</sub> through a pull-up resistor if no active connection is used
P00	4	I/O	P-port input/output (push-pull design structure). At power on, P00 is configured as an input
P01	5	I/O	P-port input/output (push-pull design structure). At power on, P01 is configured as an input
P02	6	I/O	P-port input/output (push-pull design structure). At power on, P02 is configured as an input
P03	7	I/O	P-port input/output (push-pull design structure). At power on, P03 is configured as an input
P04	8	I/O	P-port input/output (push-pull design structure). At power on, P04 is configured as an input
P05	9	I/O	P-port input/output (push-pull design structure). At power on, P05 is configured as an input
P06	10	I/O	P-port input/output (push-pull design structure). At power on, P06 is configured as an input
P07	11	I/O	P-port input/output (push-pull design structure). At power on, P07 is configured as an input
P10	13	I/O	P-port input/output (push-pull design structure). At power on, P10 is configured as an input
P11	14	I/O	P-port input/output (push-pull design structure). At power on, P11 is configured as an input
P12	15	I/O	P-port input/output (push-pull design structure). At power on, P12 is configured as an input
P13	16	I/O	P-port input/output (push-pull design structure). At power on, P13 is configured as an input
P14	17	I/O	P-port input/output (push-pull design structure). At power on, P14 is configured as an input
P15	18	I/O	P-port input/output (push-pull design structure). At power on, P15 is configured as an input
P16	19	I/O	P-port input/output (push-pull design structure). At power on, P16 is configured as an input
P17	20	I/O	P-port input/output (push-pull design structure). At power on, P17 is configured as an input
SCL	22	I	Serial clock bus. Connect to V <sub>CC</sub> through a pull-up resistor
SDA	23	I/O	Serial data bus. Connect to V <sub>CC</sub> through a pull-up resistor
vcc	24	_	Supply voltage

(1) I = Input, O = Output, I/O = Input or Output



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	4	V
VI	Input voltage <sup>(2)</sup>		-0.5	4	V
Vo	Output voltage <sup>(2)</sup>		-0.5	4	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>IOK</sub>	Input-output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current	$V_{O} = 0$ to $V_{CC}$		50	mA
I <sub>OH</sub>	Continuous output high current	$V_O = 0$ to $V_{CC}$		-50	mA
I <sub>CC</sub>	Continuous current through GND	·		-200	mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub>			160	mA
TJ	Junction temperature			130	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 5.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±4000	V	
	Electrostatic discrarge	Charged device model (CDM), per ANSI/ESDA/ JEDEC specification JS-002, all pins <sup>(2)</sup>	±1000	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.08	3.6	V
V <sub>IH</sub>	High-level input voltage	All Pins	0.7 * V <sub>CC</sub>	3.6	V
V <sub>IL</sub>	Low-level input voltage	All Pins	-0.5	0.3 * V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	P00-P17		-10	mA
I <sub>OL</sub>	Low-level output current (V <sub>OL</sub> ≤ 0.3 V)	P00-P17		25	mA
T <sub>A</sub>	Ambient temperature		-40	125	°C
TJ	Junction temperature			125	°C

### 5.4 Thermal Information

		Package	
THERMAL METRIC (1)		TSSOP(PW)	UNIT
		PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	101.4	°C/W

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



# **5.4 Thermal Information (continued)**

		Package	
	THERMAL METRIC (1)	TSSOP(PW)	UNIT
		PINS	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	45.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	6.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	56.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	NA	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# **5.5 Electrical Characteristics**

	PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage		I <sub>I</sub> = -18mA	1.08V to 3.6V	-1.2			V
$V_{PORR}$	Power-on reset voltage, V	<sub>CC</sub> rising	$V_I = V_{CC}$ or GND, $I_O = 0$			0.85	1.0	V
$V_{PORF}$	Power-on reset voltage, V	<sub>CC</sub> falling	$V_I = V_{CC}$ or GND, $I_O = 0$		0.6	0.75		V
				1.08V	0.8			
			04 00 VV 441	1.65V	1.4			
			I <sub>OH</sub> = –8mA; CC-XX = 11b	2.3V	2.1			
.,		(1)		3V	2.8			<b>.</b> ,
V <sub>OH</sub>	P-port high-level output vo	oitage(1)	1 - 2 5 - A 8 CC VV - 00h	1.08V	0.75			V
			I <sub>OH</sub> = -2.5mA & CC-XX = 00b; I <sub>OH</sub> = -5mA & CC-XX = 01b;	1.65V	1.4			
			I <sub>OH</sub> = -7.5mA & CC-XX = 10b;	2.3V	2.1			
			$I_{OH} = -10 \text{mA & CC-XX} = 11 \text{b};$	3V	2.8			
				1.08V			0.2	
		Disconti	04 00 777 441	1.65V			0.15	\ ,,
		P ports	I <sub>OL</sub> = 8mA; CC-XX = 11b	2.3V			0.1	V
V <sub>OL</sub>	Laurelaurelaurelaure			3.0V			0.1	
	Low-level output voltage		2 5 m A and CC VV = 00h	1.08V			0.25	
			$I_{OL}$ = 2.5mA and CC-XX = 00b; $I_{OL}$ = 5mA and CC-XX = 01b; $I_{OL}$ = 7.5mA and CC-XX = 10b; $I_{OL}$ = 10mA and CC-XX = 11b;	1.65V			0.15	V
		P ports		2.3V			0.1	
				3.0V			0.1	
		utput current SDA INT	V <sub>OL</sub> = 0.4V	4 00) / 4 0 0) /	20			
I <sub>OL</sub>	Low-level output current		V <sub>OL</sub> = 0.4V	1.08V to 3.6V	4			mA
	I	Duranta	V <sub>I</sub> = V <sub>CC</sub> or GND	1.08V to 3.6V			±1	
l <sub>l</sub>	Input leakage current	P ports	V <sub>I</sub> = 3.6V	0V		-	±1	μA
l <sub>l</sub>	Input leakage current	SCL, SDA, RESET	V <sub>I</sub> = V <sub>CC</sub> or GND	1.08V to 3.6V			±1	μΛ
I <sub>I</sub>	Input leakage current	A0, A1	V <sub>I</sub> = V <sub>CC</sub> or GND	1.08V to 3.6V		-	±1	μA
			SDA, RESET =V <sub>CC</sub> , P ports, ADDR = V <sub>CC</sub> or GND, I/O = inputs, f <sub>SCL</sub> = 400kHz	3.6V		11	15	μΑ
		Operating mode		2.7V		8	10	
		(400kHz)		1.95V		5	8	
			1 332	1.32V		2	5	
				3.6V			38	
		Operating mode	SDA, RESET = V <sub>CC</sub> , P ports,	2.7V			28	
		(1MHz)	ADDR = $V_{CC}$ or GND, I/O = inputs, $f_{SCL}$ = 1MHz	1.95V			18	μA
	Ouis a sent summant		7 7 302	1.32V			15	
I <sub>CC</sub>	Quiescent current		CCI CDA DECET - V D nort	3.6V		1	2.5	
			SCL, SDA, $\overline{RESET} = V_{CC}$ , P port, ADDR = $V_{CC}$ or GND,	2.7V		0.8	2.0	
			$I/O = inputs, I_O = 0, f_{SCL} = 0kHz,$	1.95V		0.6	1.6	μA
		Otam allan	-40 °C < T <sub>A</sub> ≤ 85 °C	1.32V		0.6	1.4	
		Standby mode	COL CDA DECET - V D word	3.6V			7	μΑ
			SCL, SDA, $\overline{RESET} = V_{CC}$ . P port, ADDR = $V_{CC}$ or GND,	2.7V			6	
			$I/O = inputs$ , $I_O = 0$ , $f_{SCL} = 0$ kHz,	1.95V			5	
			85 °C < T <sub>A</sub> ≤ 125 °C	1.32V			4	



# **5.5 Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
R <sub>pu(int)</sub>	internal pull-up resistance							
R <sub>pd(int)</sub>	internal pull-down resistance	P port			70	100	140	kΩ
Cı	Input pin capacitance	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND	1.08V to 3.6V		2.5	3	pF
10.0	Input-output pin	SDA	V <sub>IO</sub> = V <sub>CC</sub> or GND	1.08V to 3.6V		6	7	pF
	capacitance	P port	V <sub>IO</sub> = V <sub>CC</sub> or GND	1.08V to 3.6V		6	7	pΓ

<sup>(1)</sup> Each I/O must be externally limited to a maximum of 25mA, CC-XX refers to output drive strength register setting.

# 5.6 Timing Requirements

		MIN	MAX	UNIT
RESET				
t <sub>w</sub>	Reset pulse duration	80		ns
t <sub>REC</sub>	Reset recovery time	0		ns
t <sub>RESET</sub>	Time to reset	400		ns
P-Ports				
t <sub>PH</sub>	Minimum pulse width on P-Port that causes an interrupt	30		ns



# 5.7 I<sup>2</sup>C Bus Timing Requirements

			MIN	MAX	UNIT
<sup>2</sup> C Bus -	Standard Mode				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10pF to 400pF bus		300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		4.7		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		4		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		3.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF
l <sup>2</sup> C Bus -	Fast Mode				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		20	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		20 × (V <sub>CC</sub> / 5.5V)	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10pF to 400pF bus	20 × (V <sub>CC</sub> / 5.5V)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.6		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		0.9	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF
	Fast Mode Plus				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	1000	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.26		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		0.5		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		50		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns



# 5.7 I<sup>2</sup>C Bus Timing Requirements (continued)

over operating free-air temperature range (unless otherwise noted)


			MIN	MAX	UNIT
t <sub>icr</sub>	I <sup>2</sup> C input rise time			120	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		20 × (V <sub>CC</sub> / 5.5V)	120	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10pF to 550pF bus	20 × (V <sub>CC</sub> / 5.5V)	120	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		0.5		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		0.26		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		0.26		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.26		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		0.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.45	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			550	pF

# **5.8 Switching Characteristics**


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t <sub>iv</sub>	Interrupt valid time	P port	INT			1	μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	INT			1	μs
t <sub>pv</sub>	Output data valid time	SCL	P port			400	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	0			ns
t <sub>ph</sub>	Input data hold time	P port	SCL	300			ns



# **6 Parameter Measurement Information**



**SDA LOAD CONFIGURATION** 




**VOLTAGE WAVEFORMS** 

BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data


- A.  $C_L$  includes probe and jig capacitance. toof is measured with  $C_L$  of 10pF or 400pF.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10MHz,  $Z_O$  = 50 $\Omega$ ,  $t_r/t_f \leq$  30ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 6-1. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms






#### INTERRUPT LOAD CONFIGURATION




- C<sub>L</sub> includes probe and jig capacitance.
- All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10MHz,  $Z_O = 50\Omega$ ,  $t_r/t_f \leq$  30ns.
- All parameters and waveforms are not applicable to all devices.


Figure 6-2. Interrupt Load Circuit and Voltage Waveforms



#### P-PORT LOAD CONFIGURATION




WRITE MODE  $(R/\overline{W} = 0)$ 




- A. C<sub>L</sub> includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 ×  $V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10MHz,  $Z_O = 50\Omega$ ,  $t_r/t_f \leq$  30ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-3. P-Port Load Circuit and Timing Waveforms



#### **SDA LOAD CONFIGURATION**

#### P-PORT LOAD CONFIGURATION



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10MHz,  $Z_0$  = 50 $\Omega$ ,  $t_r/t_f \leq$  30ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-4. Reset Load Circuits and Voltage Waveforms

# 7 Detailed Description

#### 7.1 Overview

The TCAL9539R digital core consists of 8-bit data registers which allow the user to configure the I/O port characteristics. At power on or after a reset, the I/Os are configured as inputs. However, the system controller can configure the I/Os as either inputs or outputs by writing to the Configuration registers. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system controller. Additionally, the TCAL9539R has Agile I/O functionality which is specifically targeted to enhance the I/O ports. The Agile I/O features and registers include programmable output drive strength, programmable pull-up and pull-down resistors, latchable inputs, maskable interrupts, interrupt status register, and programmable open-drain or push-pull outputs. These configuration registers improve the I/O by increasing flexibility and allowing the user to optimize their design for power consumption, speed, and EMI.


Other features of the device include an interrupt that is generated on the  $\overline{\text{INT}}$  pin whenever an input port changes state. The device can be reset to its default state by issuing a software reset command, or by cycling power to the device and causing a power-on reset. The hardware selectable address pins allow multiple TCAL9539R devices to be connected to the same I<sup>2</sup>C bus. The system controller can re-initialize I<sup>2</sup>C/SMBus state machine in the event of a timeout or other improper operation by asserting a low on the RESET input pin without resetting the sticky registers to default values.

The TCAL9539R open-drain interrupt ( $\overline{\text{INT}}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed. The  $\overline{\text{INT}}$  pin can be connected to the interrupt input of a processor. By sending an interrupt signal on this line, the device can inform the processor if there is incoming data on the remote I/O ports without having to communicate via the I<sup>2</sup>C bus. Thus, the device can remain a simple target device.

The system controller can re-initialize I2C/SMBus state machine in the event of a timeout or other improper operation by asserting a low on the RESET input pin without resetting the sticky registers to default values.

Two hardware pins (A0 and A1) can be used to program and vary the fixed  $I^2C$  address, and allow multiple devices to share the same  $I^2C$  bus or SMBus.


#### 7.2 Functional Block Diagrams



A. All I/Os are set to inputs at reset.

Figure 7-1. Logic Diagram (Positive Logic)





On power up or reset, all registers return to default values.

Figure 7-2. Simplified Schematic of P00 to P17

# 7.3 Feature Description

# 7.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off (see Figure 7-2), which creates a highimpedance input. The input voltage may be raised above the supply voltage to a maximum of 3.6V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either supply or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

#### 7.3.2 Adjustable Output Drive Strength

The output drive strength registers allow the user to control the drive level of the GPIO. Each GPIO can be configured independently to one of the four possible current levels. By programming these bits the user is changing the number of transistor pairs or 'fingers' that drive the I/O pad. Figure 7-3 shows a simplified output stage. The behavior of the pad is affected by the Configuration register, the output port data, and the current control register. When the Current Control register bits are programmed to 01b, then only two of the fingers are active, reducing the current drive capability by 50%.






Figure 7-3. Simplified Output Stage

Reducing the current drive capability can reduce system noise. When the output switches there is a peak current that is a function of the output drive selection. This peak current runs through the supply and GND package inductance's and creates a noise (some radiated, but more critically Simultaneous Switching Noise (SSN)). In other words, switching many outputs at the same time creates ground and supply noise. The output drive strength control through the Output Drive Strength registers allows the user to mitigate SSN issues without the need of additional external components.

### 7.3.3 Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode provided the interrupt feature is unmasked. After time  $t_{iv}$ , the  $\overline{INT}$  signal is valid. Resetting the interrupt circuit is achieved when data on the port is changed back to the original setting or when data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT.

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the input port register.

The  $\overline{\text{INT}}$  output has an open-drain structure and requires an external pull-up resistor to  $V_{CC}$  if the interrupt feature is required, otherwise it may be left floating.

### 7.3.4 Reset Input (RESET)

The RESET input can be asserted to initialize the system while keeping the V<sub>CC</sub> supply at its operating level. A state machine reset can be accomplished by holding the RESET pin low for a minimum of tw. The TCAL9539R registers are sticky and retain their last configured state while the I<sup>2</sup>C state machine initializes, when RESET is toggled. The RESET input low reverts the Address Pointer (Command byte) to the default value 00h.

See Section 7.3.6 on how to reset the registers without power cycling the TCAL9539R.

7.3.5 Software Reset Call

The software reset call is a command sent from the controller on the I<sup>2</sup>C bus that instructs all devices that support the command to be reset to the power-up default state. In order for it to function as expected, the I<sup>2</sup>C bus must be functional and no devices can be hanging the bus.

The software reset call is defined as the following steps:

- 1. A start condition is sent by the I<sup>2</sup>C bus controller.
- 2. The address used is the reserved general call I<sup>2</sup>C bus address '0000 0000' with the R/W bit set to 0. The byte sent is 0x00.
- 3. Any devices supporting the general call functionality will ACK. If the R/W bit is set to 1 (read), the device will NACK.
- 4. Once the general call address is acknowledged, the controller sends only 1 byte of data equal to 0x06. If the data byte is any other value, the device will not acknowledge or reset. If more than 1 byte is sent, no more bytes will be acknowledged, and the device will ignore the I<sup>2</sup>C message considering it invalid.
- 5. After the 1 byte of data (0x06) is sent, the controller sends a STOP condition to end the Software Reset sequence. A repeated START condition will be ignored by the device and no reset is performed.

One the above steps are completed successfully, the device will perform a reset. This will clear all register values back to power-on defaults.

#### 7.4 Device Functional Modes

#### 7.4.1 Power-On Reset

When power (from 0V) is applied to  $V_{CC}$ , an internal power-on reset holds the TCAL9539R in a reset condition until the supply has reached  $V_{POR}$ . At that time, the reset condition is released, and the TCAL9539R registers and  $I^2C/SMBus$  state machine initializes to their default states. After that,  $V_{CC}$  must be lowered to below  $V_{PORF}$  and back up to the operating voltage for a power-reset cycle.

#### 7.5 Programming

# 7.5.1 I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 $I^2C$  communication with this device is initiated by a controller sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high (see Figure 7-4). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/ $\overline{W}$ ).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address input of the target device must not be changed between the Start and the Stop conditions.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 7-5).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the controller (see Figure 7-4).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 7-6). When a target receiver is addressed, it must generate an ACK after each byte is received. Similarly, the controller must generate an ACK after each byte that it receives from the target transmitter. Setup and hold times must be met for proper operation.

A controller receiver signals an end of data to the target transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the target. This is done by the controller receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the controller to generate a Stop condition.




Figure 7-4. Definition of Start and Stop Conditions




Figure 7-5. Bit Transfer




Figure 7-6. Acknowledgment on the I<sup>2</sup>C Bus

**Table 7-1. Interface Definition** 

ВҮТЕ	BIT									
	7 (MSB)	6	5	4	3	2	1	0 (LSB)		
Device I <sup>2</sup> C address	Н	Н	Н	L	Н	A1	A0	R/W		
I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00		
I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10		



# 7.6 Register Maps

# 7.6.1 Device Address

The address of the TCAL9539R is shown in Figure 7-7.




Figure 7-7. TCAL9539R Address

Table 7-2. Address Reference

Inp	uts	I <sup>2</sup> C BUS TARGET ADDRESS			
A1	A0	1 0 BOS TANGET ADDICESS			
L	L	116 (decimal), 74 (hexadecimal)			
L	Н	117 (decimal), 75 (hexadecimal)			
Н	L	118 (decimal), 76 (hexadecimal)			
Н	Н	119 (decimal), 77 (hexadecimal)			

The last bit of the target address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.



# 7.6.2 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus controller sends a command byte, which is stored in the control register in the TCAL9539R. The lower bits of this data byte reflect the internal registers (input, output, polarity inversion, or configuration) that are affected. Bit 6 in conjunction with the lower three bits of the Command byte are used to point to the extended features of the device (Agile IO). The command byte is sent only during a write transmission.

Once a new command has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent. Upon power-up, hardware reset, or software reset, the control register defaults to 00h.



Figure 7-8. Control Register Bits

Table 7-3. Command Byte

		CONTR	ROL RE	GISTE	R BITS	3		COMMAND BYTE		POWER-UP	
B7	В6	B5	B4	В3	B2	B1	В0	(HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0	0	0	0	0	0	00	Input Port 0	Read byte	xxxx xxxx
0	0	0	0	0	0	0	1	01	Input Port 1	Read byte	xxxx xxxx
0	0	0	0	0	0	1	0	02	Output Port 0	Read/write byte	1111 1111
0	0	0	0	0	0	1	1	03	Output Port 1	Read/write byte	1111 1111
0	0	0	0	0	1	0	0	04	Polarity Inversion 0	Read/write byte	0000 0000
0	0	0	0	0	1	0	1	05	Polarity Inversion 1	Read/write byte	0000 0000
0	0	0	0	0	1	1	0	06	Configuration 0	Read/write byte	1111 1111
0	0	0	0	0	1	1	1	07	Configuration 1	Read/write byte	1111 1111
0	1	0	0	0	0	0	0	40	Output Drive Strength 0	Read/write byte	1111 1111
0	1	0	0	0	0	0	1	41	Output Drive Strength 0	Read/write byte	1111 1111
0	1	0	0	0	0	1	0	42	Output Drive Strength 1	Read/write byte	1111 1111
0	1	0	0	0	0	1	1	43	Output drive strength register 1	Read/write byte	1111 1111
0	1	0	0	0	1	0	0	44	Input latch register 0	Read/write byte	0000 0000
0	1	0	0	0	1	0	1	45	Input latch register 1	Read/write byte	0000 0000
0	1	0	0	0	1	1	0	46	Pull-up/pull-down enable register 0	Read/write byte	0000 0000
0	1	0	0	0	1	1	1	47	pull-up/pull-down enable register 1	Read/write byte	0000 0000
0	1	0	0	1	0	0	0	48	pull-up/pull-down selection register 0	Read/write byte	1111 1111
0	1	0	0	1	0	0	1	49	pull-up/pull-down selection register 1	Read/write byte	1111 1111
0	1	0	0	1	0	1	0	4A	Interrupt mask register 0	Read/write byte	1111 1111
0	1	0	0	1	0	1	1	4B	Interrupt mask register 1	Read/write byte	1111 1111
0	1	0	0	1	1	0	0	4C	Interrupt status register 0	Read byte	0000 0000
0	1	0	0	1	1	0	1	4D	Interrupt status register 1	Read byte	0000 0000
0	1	0	0	1	1	1	1	4F	Output port configuration register	Read/write byte	0000 0000

w.ti.com SCPS315 – APRIL 2025

### 7.6.3 Register Descriptions

The input port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. The input port registers are read only. Writes to these registers have no effect. The default value (X) is determined by the externally applied logic level. Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register will be accessed next.

Table 7-4. Registers 0 and 1 (Input Port Registers)

						- 5	,	
BIT	I-07	I-06	I-05	I-04	I-03	I-02	I-01	I-00
DEFAULT	Х	Х	Х	X	Х	Х	Х	Х
BIT	I-17	I-16	I-15	I-14	I-13	I-12	I-11	I-10
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х

The output port registers (registers 2 and 3) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Table 7-5. Registers 2 and 3 (Output Port Registers)

BIT	O-07	O-06	O-05	O-04	O-03	O-02	O-01	O-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	O-17	O-16	O-15	O-14	O-13	O-12	O-11	O-10
DEFAULT	1	1	1	1	1	1	1	1

The polarity inversion registers (register 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with 1), the corresponding port pin polarity is inverted. If a bit in these registers is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Table 7-6. Registers 4 and 5 (Polarity Inversion Registers)

BIT	P-07	P-06	P-05	P-04	P-03	P-02	P-01	P-00
DEFAULT	0	0	0	0	0	0	0	0
BIT	P-17	P-16	P-15	P-14	P-13	P-12	P-11	P-10
DEFAULT	0	0	0	0	0	0	0	0

The configuration registers (registers 6 and 7) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output. Changing a port from an input to an output configuration will cause any interrupt associated with that port to be cleared.

Table 7-7. Registers 6 and 7 (Configuration Registers)

BIT	C-07	C-06	C-05	C-04	C-03	C-02	C-01	C-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	C-17	C-16	C-15	C-14	C-13	C-12	C-11	C-10
DEFAULT	1	1	1	1	1	1	1	1

The output drive strength registers control the output drive level of the P port GPIO buffers. Each GPIO can be configured independently to the desired output current level by two register control bits. For example, Port P07 is controlled by register 41 (bits 7 and 6), port P06 is controlled by register 41 (bits 5 and 4), etc. The output drive level of the GPIO is programmed 00b = 0.25x drive strength, 01b = 0.5x drive strength, 10b = 0.75x drive strength, or 11b = 1x for full drive strength capability. See Section 8.2 for more details.

Table 7-8. Registers 40, 41, 42, and 43 (Output Drive Strength Registers)

	•	, ,	,	, .		- · · · · ·		,
BIT	CC-03	CC-03	CC-02	CC-02	CC-01	CC-01	CC-00	CC-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	CC-07	CC-07	CC-06	CC-06	CC-05	CC-05	CC-04	CC-04
DEFAULT	1	1	1	1	1	1	1	1
BIT	CC-13	CC-13	CC-12	CC-12	CC-11	CC-11	CC-10	CC-10
DEFAULT	1	1	1	1	1	1	1	1
BIT	CC-17	CC-17	CC-16	CC-16	CC-15	CC-15	CC-14	CC-14
DEFAULT	1	1	1	1	1	1	1	1

The input latch registers enable and disable the input latch feature of the P port GPIO pins. These registers are effective only when the pin is configured as an input port. When an input latch register bit is 0, the corresponding input pin state is not latched. A state change in the corresponding input pin generates an interrupt. A read of the input register clears the interrupt. If the input goes back to its initial logic state before the input port register is read, then the interrupt is cleared.

When an input latch register bit is set to 1, the corresponding input pin state is latched. A change of state of the input generates an interrupt and the input logic value is loaded into the corresponding bit of the input port register (registers 0 and 1). A read of the input port register clears the interrupt. However, if the input pin returns to its initial logic state before the input port register is read, then the interrupt is not cleared and the corresponding bit of the input port register keeps the logic value that initiated the interrupt.

For example, if the P04 input was at a logic 0 state and then transitions to a logic 1 state followed by going back to the logic 0 state, the input port 0 register will capture this change and an interrupt will be generated (if unmasked). When the read is performed on the input port 0 register, the interrupt is cleared, assuming there were no additional inputs that have changed, and bit 4 of the input port 0 register will read '1'. The next read of the input port register bit 4 should now read '0'.

An interrupt remains active when a non-latched input simultaneously switches state with a latched input and then returns to its original state. A read of the input register reflects only the change of state of the latched input and also clears the interrupt. If the input latch register changes from a latched to a non-latched configuration, the interrupt will be cleared if the input logic value returns to its original state.

If the input pin is changed from a latched to a non-latched input, a read from the input port register reflects the current port logic level. If the input pin is changed from a non-latched to a latched input, the read from the input register reflects the latched logic level.

Table 7-9. Registers 44 and 45 (Input Latch Registers)

BIT	L-07	L-06	L-05	L-04	L-03	L-02	L-01	L-00
DEFAULT	0	0	0	0	0	0	0	0
BIT	L-17	L-16	L-15	L-14	L-13	L-12	L-11	L-10
DEFAULT	0	0	0	0	0	0	0	0

The pull-up/pull-down enable registers allow the user to enable or disable pull-up/pull-down resistors on the GPIO pins. Setting the bit to logic 1 enables the selection of pull-up/pull-down resistors. Setting the bit to logic 0 disconnects the pull-up/pull-down resistors from the GPIO pins. The resistors will be disabled when the GPIO pins are configured as outputs. Use the pull-up/pull-down selection registers to select either a pull-up or pull-down resistor.

WW.ti.com

Table 7-10. Registers 46 and 47 (Pull-Up/Pull-Down Enable Registers)

BIT	PE-07	PE-06	PE-05	PE-04	PE-03	PE-02	PE-01	PE-00
DEFAULT	0	0	0	0	0	0	0	0
BIT	DE 47	DE 40	DE 45	DE 44	DE 40	DE 40	DE 44	DE 40
ы	PE-17	PE-16	PE-15	PE-14	PE-13	PE-12	PE-11	PE-10

The pull-up/pull-down selection registers allow the user to configure each GPIO to have a pull-up or pull-down resistor by programming the respective register bit. Setting a bit to a logic 1 selects a 10 k $\Omega$  pull-up resistor for that GPIO pin. Setting a bit to logic 0 selects a 10 k $\Omega$  pull-down resistor for that GPIO pin. If the pull-up/pull-down feature is disabled via registers 46 and 47, writing to these registers will have no effect on the GPIO pin.

Table 7-11. Registers 48 and 49 (Pull-Up/Pull-Down Selection Registers)

BIT	PUD-07	PUD-06	PUD-05	PUD-04	PUD-03	PUD-02	PUD-01	PUD-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	PUD-17	PUD-16	PUD-15	PUD-14	PUD-13	PUD-12	PUD-11	PUD-10

The interrupt mask registers are defaulted to logic 1 upon power-on, disabling interrupts during system start-up. Interrupts may be enabled by setting corresponding mask bits to logic 0.

If an input changes state and the corresponding bit in the interrupt mask register is set to 1, the interrupt is masked and the interrupt pin is not asserted. If the corresponding bit in the interrupt mask register is set to 0, the interrupt pin will be asserted.

When an input changes state and the resulting interrupt is masked, setting the interrupt mask register bit to 0 causes the interrupt pin to be asserted. If the interrupt mask bit of an input that is already currently the source of an interrupt is set to 1, the interrupt pin will be de-asserted.

Table 7-12. Registers 4A and 4B (Interrupt Mask Registers)

		J		,		3 ,			
BIT	M-07	M-06	M-05	M-04	M-03	M-02	M-01	M-00	
DEFAULT	1	1	1	1	1	1	1	1	
BIT	M-17	M-16	M-15	M-14	M-13	M-12	M-11	M-10	
DEFAULT	1	1	1	1	1	1	1	1	

The interrupt status registers are read only registers used to identify the source of an interrupt. When read, a logic 1 indicates that the corresponding input pin was the source of the interrupt. A logic 0 indicates that the input pin is not the source of an interrupt. When a corresponding bit in the interrupt mask register is set to 1 (masked), the interrupt status bit will return to logic 0.



Table 7-13. Registers 4C and 4D (Interrupt Status Registers)

BIT	S-07	S-06	S-05	S-04	S-03	S-02	S-01	S-00	
DEFAULT	0	0	0	0	0	0	0	0	
BIT	S-17	S-16	S-15	S-14	S-13	S-12	S-11	S-10	
DEFAULT	0	0	0	0	0	0	0	0	

The output port configuration register selects port-wise push-pull or open-drain I/O stage. A logic 0 configures the I/O as push-pull (Q1 and Q2 are active, see see Figure 8-2). A logic 1 configures the I/O as open-drain (Q1 is disabled, Q2 is active) and the recommended command sequence is to program this register (4F) before the Configuration register (06 and 07) sets the port pins as outputs.

ODEN0 configures Port 0X and ODEN1 configures Port 1X.

Table 7-14. Register 4F (Output Port Configuration Register)

BIT		Reserved								
DEFAULT	0	0	0	0	0	0	0	0		

### 7.6.4 Bus Transactions

Data is exchanged between the controller and TCAL9539R through write and read commands.

#### 7.6.4.1 Writes

Data is transmitted to the TCAL9539R by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 7-7 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.

Twenty-two registers within the TCAL9539R are configured to operate as eleven register pairs. The eleven pairs are input port, output port, polarity inversion, configuration, output drive strength (two 16-bit registers), input latch, pull-up/pull-down enable, pull-up/pulldown selection, interrupt mask, and interrupt status registers. After sending data to one register, the next data byte is sent to the other register in the pair (see Figure 7-9 and Figure 7-10). For example, if the first byte is sent to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register pair may be updated independently of the other registers.




Figure 7-9. Write to Output Port Registers

SCPS315 - APRIL 2025




Figure 7-10. Write to Configuration Registers

#### 7.6.4.2 Reads

The bus controller first must send the TCAL9539R address with the LSB set to a logic 0 (see Figure 7-7 for device address). The command byte is sent after the address and determines which register is accessed.

After a restart, the device address is sent again, but this time the least significant bit is set to a logic 1. Data from the register defined by the command byte is sent by the TCAL9539R (see Figure 7-11 and Figure 7-12). Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflects the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0. There is no limit on the number of data bytes received in one read transmission, but on the final byte received the bus master must not acknowledge the data. After a subsequent restart, the command byte contains the value of the next register to be read in the pair. For example, if Input Port 1 was read last before the restart, the register that is read after the restart is the Input Port 0.





Figure 7-11. Read From Register





- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and responder address call between the initial responder address call and actual data transfer from P port (see Figure 7-11).

Figure 7-12. Read Input Port Register

# 8 Application and Implementation

#### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

Applications of the TCAL9539R use this device connected as a target to an I<sup>2</sup>C controller (processor), and the I<sup>2</sup>C bus may contain any number of other target devices. The TCAL9539R is in a remote location from the controller, placed close to the GPIOs to which the controller needs to monitor or control.

## 8.2 Typical Application

Figure 8-1 shows an application in which the TCAL9539R can be used.



- A. Device address configured as 1110100 for this example.
- B. P00, P02, and P03 are configured as outputs.
- C. P01 and P04 to P017 are configured as inputs.
- D. Resistors are required for inputs (on P port) that may float. If a driver to an input will never let the input float, a resistor is not needed. Outputs (in the P port) do not need pullup resistors.

Figure 8-1. Typical Application Schematic (PW)



#### 8.2.1 Design Requirements

Table 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE				
Supply Voltage (V <sub>CC</sub> )	1.8 V				
Output current rating, P-port sinking (I <sub>OL</sub> )	25 mA				
Output current rating, P-port sourcing (I <sub>OH</sub> )	10 mA				
I <sup>2</sup> C bus clock (SCL) speed	1 MHz				

#### 8.2.2 Detailed Design Procedure

The pull-up resistors,  $R_P$ , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all targets on the  $I^2C$  bus. The minimum pull-up resistance is a function of  $V_{CC}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$ :

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (120 ns for fast-mode-plus operation,  $f_{SCL}$  = 1 MHz) and bus capacitance,  $C_b$ :

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an  $\rm I^2C$  bus must not exceed 400 pF for standard-mode or fast-mode operation, or 550pF for fast-mode-plus. The bus capacitance can be approximated by adding the capacitance of the TCAL9539R,  $\rm C_i$  for SCL or  $\rm C_{io}$  for SDA, the capacitance of wires/connections/traces, and the capacitance of additional targets on the bus.

#### 8.2.2.1 Minimizing I<sub>CC</sub> When I/Os Control LEDs

When the I/Os are used to control LEDs, normally they are connected to  $V_{CC}$  through a resistor as shown in Figure 8-2. For a P-port configured as an input, current consumption increases as  $V_I$  becomes lower than  $V_{CC}$ . The LED is a diode, with threshold voltage  $V_T$ , and when a P-port is configured as an input the LED are off, but  $V_I$  is a  $V_T$  drop below  $V_{CC}$ .

For battery-powered applications, it is essential that the voltage of P-ports controlling LEDs is greater than or equal to  $V_{CC}$  when the P-ports are configured as input to minimize current consumption. Figure 8-2 shows a high-value resistor in parallel with the LED. Figure 8-3 shows  $V_{CC}$  less than the LED supply voltage by at least  $V_T$ . Both of these methods maintain the I/O  $V_I$  at or above  $V_{CC}$  and prevent additional supply current consumption when the P-port is configured as an input and the LED is off.




Figure 8-2. High-Value Resistor in Parallel with LED

Submit Document Feedback




Figure 8-3. Device Supplied by a Lower Voltage

# 8.2.3 Application Curves





Figure 8-4. Maximum Pullup Resistance  $(R_{p(max)})$ vs Bus Capacitance (C<sub>b</sub>)



 $V_{OL}$  = 0.4 V,  $I_{OL}$  = 3 mA when  $V_{CC}$  > 2 V

Figure 8-5. Minimum Pullup Resistance (R<sub>p(min)</sub>) vs Pullup Reference Voltage (V<sub>CC</sub>)



## 8.3 Power Supply Recommendations

### 8.3.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCAL9539R can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 8-6 and Figure 8-7.




Figure 8-6. V is lowered below 0.2 V or 0 V and then ramped up




Figure 8-7. V is lowered below the POR threshold, then ramped back up

Table 8-2 specifies the performance of the power-on reset feature for TCAL9539R for both types of power-on reset.



Table 8-2. Recommended Supply	Sequencing and Ramp Rates
-------------------------------	---------------------------

	PARAMETER <sup>(1)</sup> (2)	MIN	TYP	MAX	UNIT	
t <sub>FT</sub>	Fall rate	See Figure 8-6	0.1		2000	ms
t <sub>RT</sub>	Rise rate	See Figure 8-6	0.1		2000	ms
t <sub>TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See Figure 8-6	1			μs
t <sub>TRR_POR50</sub>	Time to re-ramp (when V <sub>CC</sub> drops to V <sub>POR_MIN</sub> – 50 mV)	See Figure 8-7	1			μs
V <sub>CC_GH</sub>	Level that V can glitch down to, but not cause a functional disruption when V = 1 $\mu s$	See Figure 8-8			1.0	V
t <sub>GW</sub>	Glitch width that will not cause a functional disruption when V = $0.5 \times V_{CCx}$	See Figure 8-8			10	μs
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>		0.6			V
V <sub>PORR</sub>	Voltage trip point of POR on rising V <sub>CC</sub>				1.0	V

- (1)  $T_A = 25^{\circ}C$  (unless otherwise noted).
- (2) Not tested. Specified by design.

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 8-8 and Table 8-2 provide more information on how to measure these specifications.




Figure 8-8. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the V being lowered to or from 0. Figure 8-9 and Table 8-2 provide more details on this specification.






Figure 8-9. V<sub>POR</sub>

8.4 Layout

#### 8.4.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCAL9539R, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedance and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and decoupling capacitors are commonly used to control the voltage on the supply pins, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors should be placed as close to the TCAL9539R as possible. These best practices are shown in Figure 8-10.

For the layout example provided in Figure 8-10, it is possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to power or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in Figure 8-10.

#### 8.4.2 Layout Example




Figure 8-10. TCAL9539R Layout



# 9 Device and Documentation Support

# 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2025	*	Initial Release

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 7-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TCAL9539RPWR	Active	Production	TSSOP (PW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	TCAL9539R

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Oct-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAL9539RPWR	TSSOP	PW	24	3000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Oct-2025




### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TCAL9539RPWR	TSSOP	PW	24	3000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025