

4-CHANNEL DIFFERENTIAL 8:16 MULTIPLEXER SWITCH FOR DVI/HDMI APPLICATIONS

Check for Samples: [TS3DV421](#)


FEATURES

- Compatible With HDMI v1.3 DVI 1.0 High-Speed Digital Interface
 - Wide Bandwidth of Over 3.8 Gbps
 - Serial Data Stream at 10x Pixel Clock Rate
 - Supports All Video Formats up to 1080p and SXGA (1280 x 1024 at 75 Hz)
 - High Bandwidth of 4.95 Gbps (Single Link)
 - HDCP Compatible
- Low Crosstalk ($X_{TALK} = -50$ dB Typ at 1.65 Gbps)
- Off Isolation ($O_{IRR} = -50$ dB Typ at 1.65 Gbps)
- Low Bit-to-Bit Skew ($t_{sk(o)} = 0.1$ ns Max)
- Low and Flat ON-State Resistance ($r_{ON} = 12.5 \Omega$ Max, $r_{ON(flat)} = 0.5 \Omega$ Typ)
- Low Input/Output Capacitance ($C_{ON} = 4.5$ pF Max)
- Enables Application-Specific Operating Voltage Selection
 - V_{DD} Operating Range From 1.5 V to 2.1 V When $V_{SS} = GND$
 - V_{DD} Operating Range From 3.0 V to 3.6 V When $V_{SS} = 1.5$ V
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- For DisplayPort Applications: $V_{DD} = 1.8$ V, $V_{SS} = GND$
- For HDMI /DVI Applications: $V_{DD} = 3.3$ V, $V_{SS} = 1.5$ V

APPLICATIONS


- DVI/HDMI Signal Switching
- Differential DVI, HDMI Signal Multiplexing for Audio/Video Receivers and High-Definition Televisions (HDTVs)

**RUA PACKAGE
(TOP VIEW)**



For RUA, the exposed center pad must be connected to V_{SS} or electronically open. For this part to be used in HDMI/TMDS applications, V_{SS} can be elevated to 1.5 V. See [Figure 1](#).

**DGV PACKAGE
(TOP VIEW)**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

DESCRIPTION/ORDERING INFORMATION

The TS3DV421 is a 4-channel differential 2:1 multiplexer/demultiplexer digital video switch controlled with one select input (SEL). SEL controls the data path of the multiplexer/demultiplexer and can be connected to any GPIO in the system, using an external voltage divider system. The device provides high bandwidth necessary for DVI and HDMI applications. This device expands the high-speed physical link interface from a single HDMI port to two HDMI ports (A or B port). The unselected channel is set to a high-impedance state.

The most common application for the TS3DV421 is in the sink application. In this case, there are two sources (i.e., DVD, set-top box, or game console) that must be routed to one HDMI receiver. The TS3DV421 can route the signals where one HDMI receiver (in a DLP, LCD TV, PDP, or other high-definition display) can be expanded to three ports.

The HDMI application calls for a $100\text{-}\Omega$ differential impedance between the differential lines (TMDS_n+ and TMDS_n-). Additionally, because the TS3DV421 is a high-bandwidth, low- r_{ON} pass transistor-type switch, a properly designed board retains a $100\text{-}\Omega$ differential impedance through the switch. The unselected port is in the high-impedance mode, such that the receiver receives information from only one source. HDCP encryption is passed through the switch for the HDMI receiver to decode.

Table 1. ORDERING INFORMATION

T_A	PACKAGE ⁽¹⁾ (2)		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	QFN – RUA	Tape and reel	TS3DV421RUAR	SD421
	TVSOP – DGV	Tape and reel	TS3DV421DGVR	SD421

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

TYPICAL APPLICATION





Table 2. FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	$\text{TMDSn+} = \text{ATMDSn+}$ $\text{TMDSn-} = \text{ATMDSn-}$ $\text{TMDSCLK+} = \text{ATMDSCLK+}$ $\text{TMDSCLK-} = \text{ATMDSCLK-}$ $\text{BTMDSn+} = \text{High impedance}$ $\text{BTMDSn-} = \text{High impedance}$ $\text{BTMDSCLK+} = \text{High impedance}$ $\text{BTMDSCLK-} = \text{High impedance}$	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	$\text{TMDSn+} = \text{BTMDSn+}$ $\text{TMDSn-} = \text{BTMDSn-}$ $\text{TMDSCLK+} = \text{BTMDSCLK+}$ $\text{TMDSCLK-} = \text{BTMDSCLK-}$ $\text{ATMDSn+} = \text{High impedance}$ $\text{ATMDSn-} = \text{High impedance}$ $\text{ATMDSCLK+} = \text{High impedance}$ $\text{ATMDSCLK-} = \text{High impedance}$	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

FUNCTIONAL DIAGRAM


A. TVSOP package pin identification in parenthesis.

TERMINAL FUNCTIONS

TERMINAL			TYPE	DESCRIPTION		
NAME	NO.					
	QFN (RUA)	TVSOP (DGV)				
ATMDS0–	33	40	I/O	Port A, channel 0, TMDS negative signal		
ATMDS0+	34	41	I/O	Port A, channel 0, TMDS positive signal		
ATMDS1–	35	43	I/O	Port A, channel 1, TMDS negative signal		
ATMDS1+	36	44	I/O	Port A, channel 1, TMDS positive signal		
ATMDS2–	37	45	I/O	Port A, channel 2, TMDS negative signal		
ATMDS2+	38	46	I/O	Port A, channel 2, TMDS positive signal		
ATMDSCLK–	31	38	I/O	Port A TMDS negative clock		
ATMDSCLK+	32	39	I/O	Port A TMDS positive clock		
BTMDS0–	24	29	I/O	Port B, channel 0, TMDS negative signal		
BTMDS0+	25	30	I/O	Port B, channel 0, TMDS positive signal		
BTMDS1–	26	32	I/O	Port B, channel 1, TMDS negative signal		
BTMDS1+	27	33	I/O	Port B, channel 1, TMDS positive signal		
BTMDS2–	28	34	I/O	Port B, channel 2, TMDS negative signal		
BTMDS2+	29	35	I/O	Port B, channel 2, TMDS positive signal		
BTMDSCLK–	22	27	I/O	Port B TMDS negative clock		
BTMDSCLK+	23	28	I/O	Port B TMDS positive clock		
SEL	9	13	I	Select pin to choose between port A or port B. Referenced to V _{SS}		
TMDS0–	12	16	I/O	TMDS channel 0 negative signal		
TMDS0+	11	15	I/O	TMDS channel 0 positive signal		
TMDS1–	7	10	I/O	TMDS channel 1 negative signal		
TMDS1+	6	9	I/O	TMDS channel 1 positive signal		
TMDS2–	4	7	I/O	TMDS channel 2 negative signal		
TMDS2+	3	6	I/O	TMDS channel 2 positive signal		
TMDSCLK–	15	19	I/O	TMDS negative clock		
TMDSCLK+	14	18	I/O	TMDS positive clock		
V _{DD}	2, 8, 16, 18, 20, 30, 40, 42	2, 4, 12, 21, 23, 25, 36, 48	Power	Positive power supply voltage		
V _{SS}	1, 5, 10, 13, 17, 19, 21, 39, 41	1, 3, 5, 8, 14, 17, 20, 22, 24, 26, 31, 37, 42, 47	Power	Negative power supply voltage		

ABSOLUTE MINIMUM AND MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted), - All voltages are with respect to V_{SS}

		MIN	MAX	UNIT
V_{DD}	Supply voltage range	-0.5	2.5	V
V_{IN}	Control input voltage range ⁽²⁾	-0.5	2.5	V
$V_{I/O}$	Switch I/O voltage range ^{(2) (3)}	-0.5	2.5	V
I_{IK}	Control input clamp current	$V_{IN} < V_{SS}$	50	mA
$I_{I/OK}$	I/O port clamp current	$V_{I/O} < V_{SS}$	50	mA
$I_{I/O}$	ON-state switch current ⁽⁴⁾		100	mA
I_{DD}	Continuous current through V_{DD}		100	mA
I_{SS}	Continuous current through V_{SS}		100	mA
θ_{JA}	Package thermal impedance ⁽⁵⁾	DGV package	58.0	°C/W
		RUA package	51.2	
T_{stg}	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (4) I_I and I_O are used to denote specific conditions for $I_{I/O}$.
- (5) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V_{DD}	Supply voltage	$V_{SS} = GND$	1.5	1.8	2.1
		$V_{SS} = 1.5\text{ V}$	3	3.3	3.6
V_{IH}	High-level input voltage	$3\text{ V} < V_{DD} < 3.6\text{ V}$, $V_{SS} = 1.5\text{ V}$	$0.65(V_{DD} - V_{SS}) + V_{SS}$		V
V_{IL}	Low-level input voltage	$1.5\text{ V} < V_{DD} < 2.1\text{ V}$, $V_{SS} = 0\text{ V}$		$0.35(V_{DD} - V_{SS}) + V_{SS}$	V
V_{IO}	Switch input/output voltage		0	V_{DD}	V
T_A	Operating free-air temperature		0	85	°C

ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY⁽¹⁾

$V_{DD} = 1.5$ V to 2.1 V, $V_{SS} = 0$ V, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	SEL	$V_{DD} = 2.1$ V, $I_{IN} = -18$ mA		-0.7	-1.2	V
I_{IH}	SEL	$V_{DD} = 2.1$ V, $V_{IN} = V_{DD}$		± 1		μA
I_{IL}	SEL	$V_{DD} = 2.1$ V, $V_{IN} = V_{SS}$		± 1		μA
I_{off}		$V_{DD} = 0$, $V_O = 0$ to 2.1 V, $V_I = 0$			1	μA
I_{CC}		$V_{DD} = 2.1$ V, $I_{I/O} = 0$, Switch ON or OFF	230	450		μA
C_{IN}	SEL	$f = 1$ MHz, $V_{IN} = 0$	0.7	1		pF
C_{OFF}	B port	$V_I = 0$, $f = 1$ MHz, Outputs open, Switch OFF	1	1.5		pF
C_{ON}		$V_I = 0$, $f = 1$ MHz, Outputs open, Switch ON	4	4.5		pF
r_{on}		$V_{DD} = 1.8$ V, $V_{SS} \leq V_I \leq V_{DD}$, $I_O = -40$ mA	12.5	20		Ω
$r_{on(\text{flat})}$ ⁽³⁾		$V_{DD} = 1.8$ V, $V_I = 1.65$ V to 1.8 V $I_O = -40$ mA	0.5			Ω
Δr_{on} ⁽⁴⁾		$V_{DD} = 1.8$ V, $V_{SS} \leq V_I \leq V_{DD}$, $I_O = -40$ mA	-0.1	0.2		Ω
Dynamic						
X_{TALK}		$R_L = 50$ Ω , $f = 825$ MHz	See Figure 7	-50		dB
O_{IRR}		$R_L = 50$ Ω , $f = 825$ MHz	See Figure 8	-50		dB
BW			See Figure 6	1.9		GHz
Max data rate			See Figure 6	3.8		Gbps

(1) V_I , V_O , I_I , and I_O refer to I/O pins. V_{IN} refers to the control inputs.

(2) All typical values are at $V_{DD} = 1.8$ V (unless otherwise noted), $T_A = 25^\circ\text{C}$.

(3) $r_{on(\text{flat})}$ is the difference of r_{on} in a given channel at specified voltages.

(4) Δr_{on} is the difference of r_{on} from centerports to any other port.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{DD} = 1.5$ V to 2.1 V, $V_{SS} = 0$ V, $R_L = 200$ Ω , $C_L = 10$ pF (unless otherwise noted)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pd} ⁽²⁾	TMDSn or xTMDSn	xTMDSn or TMDSn		0.25		ns
t_{PZH} , t_{PZL}	SEL	TMDSn or xTMDSn	0.5	9		ns
t_{PHZ} , t_{PLZ}	SEL	TMDSn or xTMDSn	0.5	5		ns
$t_{sk(o)}$ ⁽³⁾	TMDSn or xTMDSn	xTMDSn or TMDSn		0.06		ns
$t_{sk(p)}$ ⁽⁴⁾				0.06	0.1	ns

(1) All typical values are at $V_{DD} = 1.8$ V (unless otherwise noted), $T_A = 25^\circ\text{C}$.

(2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

(3) Output skew between center port to any other port

(4) Skew between opposite transitions of the same output in a given device $|t_{PHL} - t_{PLH}|$



This example circuit shows connecting control inputs to GPIOs of an application using $V_{SS} = 1.5$ V, which allows the device to pass TMDS signal levels

Figure 1. Example Voltage Divider Circuit

TYPICAL CHARACTERISTICS




Figure 2. Insertion Loss






Figure 3. Crosstalk

TYPICAL CHARACTERISTICS (continued)**Figure 4. Off Isolation vs Frequency****Figure 5. r_{ON} vs V_{COM}**

PARAMETER MEASUREMENT INFORMATION




Figure 6. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when V_{SEL} is low and A_0 is the input, the output is measured at $0B_1$. All unused analog I/O ports are left open.

HP8753ES setup

Average = 4


RBW = 3 kHz

V_{BIAS} = 0.35 V

ST = 2 s

P1 = 0 dBm

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 7. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when V_{SEL} is low and A_0 is the input, the output is measured at $1B_1$. All unused analog input (A) ports are connected to GND, and output (B) ports are connected to GND through $50\text{-}\Omega$ pulldown resistors.

HP8753ES setup


Average = 4

RBW = 3 kHz

 V_{BIAS} = 0.35 V

ST = 2 s

P1 = 0 dBm

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 8. Test Circuit for OFF Isolation (O_{IRR})

OFF isolation is measured at the output of the OFF channel. For example, when V_{SEL} is low and A_0 is the input, the output is measured at B_2 . All unused analog input (A) ports are left open, and output (B) ports are connected to GND through $50\text{-}\Omega$ pulldown resistors.

HP8753ES setup

Average = 4

RBW = 3 kHz

V_{BIAS} = 0.35 V

ST = 2

P_1 = 0 dBm

APPLICATION INFORMATION




Figure 9. Reference Circuit for HDMI Application

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TS3DV421DGVR	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SD421
TS3DV421DGVR.A	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SD421
TS3DV421RUAR	Active	Production	WQFN (RUA) 42	3000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	SD421
TS3DV421RUAR.A	Active	Production	WQFN (RUA) 42	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SD421

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DV421DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
TS3DV421RUAR	WQFN	RUA	42	3000	330.0	24.4	3.9	9.4	1.0	8.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3DV421DGVR	TVSOP	DGV	48	2000	353.0	353.0	32.0
TS3DV421RUAR	WQFN	RUA	42	3000	346.0	346.0	35.0

GENERIC PACKAGE VIEW


RUA 42

WQFN - 0.8 mm max height

9 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226504/A


PACKAGE OUTLINE

RUA0042A



WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4219139/A 03/2020

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 12X

EXPOSED PAD 43
69% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219139/A 03/2020


NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025