

# Suggested DC/DC Converters and PMIC for Powering DDR5, LPDDR5, and LPDDR5X Memory



Richard Nowakowski

## Introduction

DDR (Double Data Rate) memory has been around for many years and allows faster speed, higher power efficiency, and increased capacity than previous generations for a wide range of applications. This article will briefly introduce different DDR5 variations and suggest power management ICs and DC/DC converters to provide a simple power management design.

## DDR5

DDR5 is the fifth generation of double data rate synchronous dynamic random-access memory (DDR SDRAM). DDR5 is available in several different variations of Dual in-line Memory Modules (DIMM) and discrete memory ICs. The most popular options are the DIMM variants, which use a dedicated power management integrated circuit (PMIC) directly on the module to provide all the necessary voltages for the on-board discrete memory ICs. The PMIC requires an I2C and I3C bus interface for configuration, fault conditions, and telemetry of voltage, current, power, and temperature. The input voltage to the DIMM can be 5V or 12V, depending on the DIMM variant. DDR5 is used in higher performance applications that need high bandwidth, such as enterprise servers. The JESD79-5B standard is the JEDEC compliance document for powering DDR5. [Table 1](#) shows how a PMIC provides on-DIMM power to the DDR5 rails.

**Table 1. DDR5 on DIMM Power**

DDR5 Rail	Description	Voltage	Current Capability	PMIC
VDD	Supply Voltage	1.1V	up to 12A	TPS53830A
VDD1	Supply Voltage (optional)	1.1V	up to 6A, reduces VDD to 6A	
VDDQ	I/O Supply Voltage	1.1V	up to 6A	
VPP	Pump Voltage	1.8V	up to 5A	
1.8V_LDO	PMIC to HUB	1.8V	up to 10mA	
1.0V_LDO	PMIC to HUB	1.0V	up to 60mA	

## LPDDR5 and LPDDR5X

LPDDR5 is the fifth generation of low-power, double data rate dynamic random-access memory. It offers lower power consumption and a lower data rate than DDR5 but still provides high bandwidth. LPDDR5 has lower latency and faster response times than DDR5 making it preferred for applications like mobile devices, infotainment, and video. LPDDR5 is not offered in a traditional DIMM form-factor like DDR5 with the power management design located on the module, so the power management design must be designed by the user. LPDDR5 uses on-die termination (ODT) to integrate internal termination resistors inside the memory IC to reduce reflected signals and improve speed. Earlier versions of DDR memory required active bus termination with an external regulator (VTT) to source and sink current with termination resistors. LPDDR5 does not need the VTT rail or external termination resistors. The current requirement depends on the number of die and the number of channels integrated within the LPDDR5 memory IC. LPDDR5 includes Dynamic Voltage Frequency Scaling (DVFS) feature to optimize power consumption or performance, which is especially useful in battery operated mobile applications. Note that some System-on-Chip (SoC) vendors may or may not support the

DVFS (core logic) and DVFSQ (I/O) features. For more information, the JESD209-5C standard is the JEDEC compliance document for powering LPDDR5 and LPDDR5X.

Table 2 shows a list of suggested DC/DC converter designs to power LPDDR5 and LPDDR5X. The DC/DC converters are chosen for their wide input voltage range, high reference voltage accuracy, small package size, scalable output current versions, and available power good and enable pins. Since the required output current for LPDDR5 and LPDDR5X can vary, the designs shown below are a rule-of-thumb estimate that will support many use-cases.

**Table 2. LPDDR5 and LPDDR5X Power for 5V, 12V, and up to 24V Input**

LPDDR5 Rail	Description	Nominal Voltage	DVFS	I <sub>out</sub>	Both DVFS disabled	Only DVFS enabled	Only DVFSQ enabled	Discrete Solution
VDD1	Core Supply, Pump Voltage	1.8V	N/A	up to 1A	TPS51488	TPS51488	TPS51488	TPS62932
VDD2H	Core Logic Supply	1.05V	DVFS disabled	up to 8A				TPS51386
VDDQ	I/O Supply	0.5V	DVFSQ disabled	up to 2A	N/A	N/A	TPS543320 or TPS62868	TPS543320 or TPS62868
		0.3V	DVFSQ enabled					
VDD2L	Core Logic Supply	0.9V	DVFS enabled	up to 1.5A	N/A	TPS54388	N/A	TPS54338


**Table 3. Suggested DC/DC Converters and PMIC**

Device	Description	Note
TPS51488	4.5V to 24V input, LPDDR5 Memory Power PMIC	Contact local sales representative or visit <a href="#">TI E2E support forums</a> for the data sheet.
TPS54338	3.8V to 28V input, 3A buck converter	4A and 5A versions available in same package (TPS54438, TPS54538)
TPS543320	4V to 18V input, 3A buck converter	Supports 0.5V output with 0.3V capability. 6A and 8A versions available in same package (TPS543620, TPS543820).
TPS51386	4.5V to 24V input, 8A buck converter	12A available in 3x4mm package (TPS51375)
TPS62932	3.8V to 30V input, 2A buck converter	3A version available in the same package (TPS62933)
TPS62868	2.4V to 5.5V input, 4A buck converter	Supports 0.5V and 0.3V with I2C interface. 6A version available in the same package (TPS62869)

Although several JEDEC common standards exclude the 0.3V support for DVFSQ for the discrete VDDQ voltage design implementation, it is possible for the TPS543320 to support DVFSQ control with a few additional components in the feedback loop. Equation 1 calculates the output voltage when the switch is open and Equation 2 calculates the voltage when the switch is closed. An additional MOSFET switch and resistor are added to inject current into the feedback pin when the switch is closed to reduce the output voltage below the reference voltage. Please note to calculate for any voltage-drop due to trace loss.

$$V_{OUT} = V_{FB} \times \left( \frac{R_1}{R_2} + 1 \right) \quad (1)$$

$$V_{OUT} = V_{FB} \times \left( \frac{R_1}{R_2} + 1 \right) - \frac{R_1}{R_3} \times (V_{EXT} - V_{FB}) \quad (2)$$



The voltage requirements for LPDDR5 and LPDDR5X are the same. LPDDR5X uses advanced equalization and signaling techniques to achieve a higher memory bandwidth, up to 8500Mbps from 6400Mbps of LPDDR5. The same devices powering LPDDR5 will also work to power LPDDR5X.

There are sequencing requirements for LPDDR5 and LPDDR5X rails, according to the JEDEC standard. The higher voltage rails need to reach their voltage level at the same time or before the lower voltage rails during the converter's start-up sequence and complete start-up within 20ms. The power rails should power-down in the reverse order as start-up. If using VDD2L, VDD2L should never exceed VDD2H by a small margin, such as 0.3V, and VDD2H should not exceed VDD1 to avoid forward-biasing internal diodes. To simplify design, the TPS51488 follows the power rail sequencing requirements. The discrete DC/DC converters suggested in this document contain both enable and power good pins to help facilitate power supply sequencing to stagger start-up and power-down.

## Summary

There are many DC/DC converters preferred to power LPDDR5 and LPDDR5X. The more difficult rail is the 0.3V VDDQ when DVFSQ is enabled but using the circuit method described will help achieve the lower voltage. An I2C-controlled, lower input voltage DC/DC converter can also be selected. The DC/DC converters featured in this document have the following attributes.

- Wide input-voltage range
- High reference voltage accuracy
- Small package size
- Scalable output current versions
- Power good and enable pins

## Trademarks

All trademarks are the property of their respective owners.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025