

# Application Note

## AM62Px Maximum Current Ratings



### 1 AM62Px Maximum Current Ratings

This document summarizes the maximum current ratings at the AM62Px power terminals. The current ratings are worst-case estimates for each power supply group, and actual power supply currents for specific applications are typically lower. [Table 1-1](#) serves as a guide for power supply sizing when designing a custom power solution instead of using the TI recommended PMIC. The average active power consumption for a specific use case can be estimated using the AM62P Power Estimation Tool (PET). Actual power consumption must be verified in the real system.

**Table 1-1. Maximum Current Ratings at Power Terminals**

POWER SUPPLY GROUP	SUPPLY NAME	CONDITION					MAX	UNIT
		CORE Voltage	Operating Junction Temperature Range	Cortex -A53 # of cores and Performance	GPU BXS-4-64 Performance	Video CODEC Wave521CL Performance		
CORE (0.75V/0.85V)	VDD_CORE VDDA_CORE_CSI_DSI VDDA_CORE_DSI_CLK VDDA_CORE_USB VDDA_DDR_PLL0	0.85V	Automotive	Quad, 1400MHz	51 GFLOPS, 800MHz	300Mbps, 500MHz	6555	mA
		0.75V	Automotive	Quad, 1250MHz	42 GFLOPS, 720MHz	300Mbps, 500MHz	5415	mA
		0.85V	Automotive	Dual, 1400MHz	35 GFLOPS, 550MHz	60Mbps, 100MHz	5415	mA
		0.75V	Automotive	Dual, 1250MHz	35 GFLOPS, 550MHz	60Mbps, 100MHz	4560	mA
		0.85V	Extended Industrial	Quad, 1400MHz	51 GFLOPS, 800MHz	300Mbps, 500MHz	5605	mA
		0.75V	Extended Industrial	Quad, 1250MHz	42 GFLOPS, 720MHz	300Mbps, 500MHz	4560	mA
		0.85V	Extended Industrial	Dual, 1400MHz	35 GFLOPS, 550MHz	60Mbps, 100MHz	4560	mA
		0.75V	Extended Industrial	Dual, 1250MHz	35 GFLOPS, 550MHz	60Mbps, 100MHz	3800	mA
CANUART CORE (0.75V/0.85V)	VDD_CANUART <sup>(1)</sup>						10	mA
0.85V fixed rails (RAM and MMC0)	VDDR_CORE <sup>(2)</sup> VDD_MMC0 <sup>(5)</sup> VDDA_0P85_DLL_MMC0 <sup>(5)</sup>						300	mA
DDR	VDDS_DDR VDDS_DDR_C						400	mA

**Table 1-1. Maximum Current Ratings at Power Terminals (continued)**

POWER SUPPLY GROUP	SUPPLY NAME	CONDITION					MAX	UNIT
		CORE Voltage	Operating Junction Temperature Range	Cortex -A53 # of cores and Performance	GPU BXS-4-64 Performance	Video CODEC Wave521CL Performance		
1.8V Analog Supply	VDDA_PLL0 VDDA_PLL1 VDDA_PLL2 VDDA_PLL3 VDDA_PLL4 VDDA_1P8_CSI_DSI VDDA_1P8_OLDIO VDDA_1P8_USB VDDA_TEMP0 VDDA_TEMP1 VDDA_TEMP2 VDDA_MCU <sup>(4)</sup>						250	mA
1.8V Digital Supply	VDDS_OSC0 VDDS_MMC0						60	mA
3.3V Supply	VDDA_3P3_USB						50	mA
Dual voltage IO Supplies	VDDSHV0 VDDSHV1 VDDSHV2 VDDSHV3 VDDSHV6						200	mA
SD Interface IO Supply	VDDSHV5 <sup>(3)</sup>						30	mA
MCU IO Supply	VDDSHV_MCU <sup>(4)</sup>						30	mA
CANUART IO Supply	VDDSHV_CANUART <sup>(1)</sup>						10	mA
VPP	VPP						400	mA

- (1) VDD\_CANUART shall be combined with the VDD\_CORE power supply group and VDDSHV\_CANUART shall be combined with the I/O Power Supply group when not using Partial IO low power mode.
- (2) The potential applied to VDDR\_CORE must never be greater than the potential applied to VDD\_CORE + 0.18V during power-up or power-down. This requires VDD\_CORE to ramp up before and ramp down after VDDR\_CORE when VDD\_CORE is operating at 0.75V. VDD\_CORE and VDDR\_CORE are expected to be powered by the same source so they ramp together when VDD\_CORE is operating at 0.85V.
- (3) VDDSHV5 shall be combined with the I/O Power Supply group when a separate power supply is not required for voltage scaling for a high-speed SD card.
- (4) VDDA\_MCU shall be combined with the same power supply group with the 1.8-V Analog Power Supply and VDDSHV\_MCU shall be combined with the I/O Power Supply Group when not isolating MCU channel IO from other IO groups.
- (5) [AM62Px Errata - i2496](#) Package Pin Assignment Difference between SR1.0/SR1.1 and SR1.2: Two AMH package terminals previously assigned to VDD\_MMC0 and VDDA\_0P85\_DLL\_MMC0 power rails have been assigned to a new signal function, VDDR\_CORE, and the connectivity was merged with the VDDR\_CORE power rail inside of the package as the device transitions from Device Revision A/B (SR1.0/SR1.1) to Device Revision C (SR1.2) and newer devices.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025