



Support & training



CSD19538Q2

SLPS582B - JULY 2016 - REVISED MARCH 2024

CSD19538Q2 100V N-Channel NexFET™ Power MOSFET

1 Features

- Ultra-low Qg and Qgd
- · Low-thermal resistance
- Avalanche rated
- Lead free
- · RoHS compliant
- Halogen free
- SON 2mm × 2mm plastic package

2 Applications

- Power over ethernet (PoE)
- Power sourcing equipment (PSE)
- Motor control

Description

This 100V, $49m\Omega$, SON 2mm × 2mm NexFETTM power MOSFET is designed to minimize losses in power conversion applications.





Figure 3-1. Top View



Product Summary

T _A = 25°	C	TYPICAL VA	UNIT			
V _{DS}	Drain-to-Source Voltage	100		V		
Qg	Gate Charge Total (10V) 4.3					
Q _{gd}	Gate Charge Gate-to-Drain	0.8	nC			
Р	Drain-to-Source On Resistance	V _{GS} = 6V	58			
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 10V	49	mΩ		
V _{GS(th)}	Threshold Voltage	3.2	V			

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD19538Q2	3000	7 Inch Reel	SON	Tape
CSD19538Q2T	250		2.00mm x 2.00mm	and
CSD19538Q2R	10,000	13 Inch Reel	Plastic Package	Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

	-	
25°C	VALUE	UNIT
Drain-to-Source Voltage	100	V
Gate-to-Source Voltage	±20	V
Continuous Drain Current (Package Limited)	14.4	
Continuous Drain Current (Silicon Limited), $T_C = 25^{\circ}C$	13.1	А
Continuous Drain Current ⁽¹⁾	4.6	
Pulsed Drain Current ⁽²⁾	34.4	А
Power Dissipation ⁽¹⁾	2.5	w
Power Dissipation, T _C = 25°C	20.2	vv
Operating Junction Temperature, Storage Temperature	–55 to 150	°C
Avalanche Energy, Single Pulse I _D = 12.6A, L = 0.1mH, R _G = 25 Ω	8	mJ
	Drain-to-Source Voltage Gate-to-Source Voltage Continuous Drain Current (Package Limited) Continuous Drain Current (Silicon Limited), T_C = 25°C Continuous Drain Current ⁽¹⁾ Pulsed Drain Current ⁽²⁾ Power Dissipation ⁽¹⁾ Power Dissipation, $T_C = 25°C$ Operating Junction Temperature, Storage Temperature Avalanche Energy, Single Pulse	Drain-to-Source Voltage100Gate-to-Source Voltage ± 20 Continuous Drain Current (Package Limited)14.4Continuous Drain Current (Silicon Limited), T _C 13.1 $= 25^{\circ}$ C13.1Continuous Drain Current ⁽¹⁾ 4.6Pulsed Drain Current ⁽²⁾ 34.4Power Dissipation ⁽¹⁾ 2.5Power Dissipation, T _C = 25°C20.2Operating Junction Temperature, Storage Temperature-55 to 150Avalanche Energy, Single Pulse8

(1) Typical $R_{0JA} = 50^{\circ}$ C/W on a 1 inch², 2oz Cu pad on a 0.06 inch thick FR4 PCB.

⁽²⁾ Max $R_{0JC} = 6.2^{\circ}$ C/W, pulse duration $\leq 100\mu$ s, duty cycle $\leq 1\%$.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features	1	4.2 Receiving Notification of Documentation Updates7
2 Applications	1	4.3 Support Resources7
3 Specifications		
3.1 Electrical Characteristics	3	4.5 Electrostatic Discharge Caution7
3.2 Thermal Information	3	4.6 Glossary7
3.3 Typical MOSFET Characteristics	4	5 Revision History7
4 Device and Documentation Support	7	6 Mechanical, Packaging, and Orderable Information8
4.1 Third-Party Products Disclaimer	7	



3 Specifications

3.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS			I	
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0V, I _D = 250µA	100		V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0V, V _{DS} = 80V		1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0V, V _{GS} = 20V		100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2.8 3.2	3.8	V
	Ducin to accuracy an acciptance	V _{GS} = 6V, I _D = 5A	58	72	
R _{DS(on)}	Drain-to-source on resistance	V _{GS} = 10V, I _D = 5A	49	59	mΩ
9 _{fs}	Transconductance	V _{DS} = 10V, I _D = 5A	19		S
DYNAM	IC CHARACTERISTICS			1	
C _{iss}	Input capacitance		349	454	pF
C _{oss}	Output capacitance	V _{GS} = 0V, V _{DS} = 50V, <i>f</i> = 1MHz	69	90	pF
C _{rss}	Reverse transfer capacitance		12.6	16.4	pF
R _G	Series gate resistance		4.6	9.2	Ω
Qg	Gate charge total (10V)		4.3	5.6	nC
Q _{gd}	Gate charge gate-to-drain		0.8		nC
Q _{gs}	Gate charge gate-to-source	$V_{DS} = 50V, I_{D} = 5A$	1.6		nC
Q _{g(th)}	Gate charge at V _{th}		1.0		nC
Q _{oss}	Output charge	V _{DS} = 50V, V _{GS} = 0V	12.3		nC
t _{d(on)}	Turnon delay time		5		ns
t _r	Rise time	$V_{DS} = 50V, V_{GS} = 10V,$	3		ns
t _{d(off)}	Turnoff delay time	$I_{\text{DS}} = 5\text{A}, \text{R}_{\text{G}} = 0\Omega$	7		ns
t _f	Fall time		2		ns
DIODE	CHARACTERISTICS				
V _{SD}	Diode forward voltage	I _{SD} = 5A, V _{GS} = 0V	0.85	1.0	V
Q _{rr}	Reverse recovery charge	V _{DS} = 50V, I _F = 5A,	94		nC
t _{rr}	Reverse recovery time	di/dt = 300A/µs	32		ns

3.2 Thermal Information


$T_A = 25^{\circ}C$ (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			6.2	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾ ⁽²⁾			65	°C/W


R_{0JC} is determined with the device mounted on a 1in² (6.45cm²), 2oz (0.071mm) thick Cu pad on a 1.5in × 1.5in (3.81cm × 3.81cm), (1) 0.06in (1.52mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design. Device mounted on FR4 material with 1in² (6.45cm²), 2oz (0.071mm) thick Cu.

(2)







Max $R_{\theta JA} = 65^{\circ}C/W$ when mounted on 1in² (6.45cm²) of 2oz (0.071mm) thick Cu.



Max $R_{\theta JA}$ = 250°C/W when mounted on a minimum pad area of 2oz (0.071mm) thick Cu.


3.3 Typical MOSFET Characteristics








CSD19538Q2 SLPS582B – JULY 2016 – REVISED MARCH 2024



CSD19538Q2 SLPS582B – JULY 2016 – REVISED MARCH 2024







4 Device and Documentation Support

4.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

4.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

4.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

4.4 Trademarks

NexFET[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

4.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

4.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

5 Revision History

С	hanges from Revision A (January 2017) to Revision B (March 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1

С	hanges from Revision * (July 2016) to Revision A (January 2017)	Page
•	Changed test voltage V _{DS} from 100V : to 50V in Figure 3-2 curve	1
•	Changed test voltage V _{DS} from 100V : to 50V in Figure 3-4	4



6 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
CSD19538Q2	ACTIVE	WSON	DQK	6	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 150	1958	Samples
CSD19538Q2R	ACTIVE	WSON	DQK	6	10000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	1958	Samples
CSD19538Q2T	ACTIVE	WSON	DQK	6	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 150	1958	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	l dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CSD19538Q2	WSON	DQK	6	3000	180.0	9.5	2.3	2.3	1.0	4.0	8.0	Q1
	CSD19538Q2T	WSON	DQK	6	250	180.0	9.5	2.3	2.3	1.0	4.0	8.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

13-Mar-2024



*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD19538Q2	WSON	DQK	6	3000	189.0	185.0	36.0
CSD19538Q2T	WSON	DQK	6	250	189.0	185.0	36.0

DQK 6


2 x 2, 0.65 mm pitch

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





MECHANICAL DATA



- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- Δ The package thermal pads must be soldered to the board for thermal and mechanical performance.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions


DQK0006C



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 2. This drawing is subject to change without notice.3. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.




DQK0006C

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




DQK0006C

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated