

Analog Engineer's Circuit

High-Side Current-Sensing Circuit Design




Design Goals

Input		Output		Supply	
I_{iMin}	I_{iMax}	V_{oMin}	V_{oMax}	V_{cc}	V_{ee}
50 mA	1 A	0.25 V	5 V	36 V	0 V

Design Description

This single-supply, high-side, low-cost current sensing solution detects load current between 50 mA and 1 A and converts it to an output voltage from 0.25 V to 5 V. High-side sensing allows for the system to identify ground shorts and does not create a ground disturbance on the load.



Design Notes

1. DC common mode rejection ratio (CMRR) performance is dependent on the matching of the gain setting resistors, R_2 - R_5 .
2. Increasing the shunt resistor increases power dissipation.
3. Ensure that the common-mode voltage is within the linear input operating region of the amplifier. The common mode voltage is set by the resistor divider formed by R_2 , R_3 , and the bus voltage. Depending on the common-mode voltage determined by the resistor divider a rail-to-rail input (RRI) amplifier may not be required for this application.
4. An op amp that does not have a common-mode voltage range that extends to V_{cc} may be used in low-gain or an attenuating configuration.
5. A capacitor placed in parallel with the feedback resistor will limit bandwidth, improve stability, and help reduce noise.
6. Use the op amp in a linear output operating region. Linear output swing is usually specified under the A_{OL} test conditions.

Design Steps

1. The full transfer function of the circuit is provided below.

$$V_o = I_{in} \times R_1 \times \frac{R_5}{R_4}$$

$$\text{Given } R_2 = R_4 \text{ and } R_3 = R_5$$

2. Calculate the maximum shunt resistance. Set the maximum voltage across the shunt to 100 mV.

$$R_1 = \frac{V_{iMax}}{I_{iMax}} = \frac{100mV}{1A} = 100m\Omega$$

3. Calculate the gain to set the maximum output swing range.

$$\text{Gain} = \frac{V_{oMax} - V_{oMin}}{(I_{iMax} - I_{iMin}) \times R_1} = \frac{5V - 0.25V}{(1A - 0.05A) \times 100m\Omega} = 50 \frac{V}{V}$$

4. Calculate the gain setting resistors to set the gain calculated in step 3.

$$\text{Choose } R_2 = R_4 = 1.01k\Omega \text{ (Standard value)}$$

$$R_3 = R_5 = R_2 \times \text{Gain} = 1.01k\Omega \times 50 \frac{V}{V} = 50.5k\Omega \text{ (Standard value)}$$

5. Calculate the common-mode voltage of the amplifier to ensure linear operation.


$$V_{cm} = V_{CC} \times \frac{R_3}{R_2 + R_3} = 36V \times \frac{50.5k}{1.01k + 50.5k} = 35.294 V$$

6. The upper cutoff frequency (f_H) is set by the non-inverting gain (noise gain) of the circuit and the gain bandwidth (GBW) of the op amp.


$$f_H = \frac{GBW}{\text{Noise Gain}} = \frac{10MHz}{51 \frac{V}{V}} = 196.1 \text{ kHz}$$

Design Simulations

DC Simulation Results



AC Simulation Results



References:

1. [Analog Engineer's Circuit Cookbooks](#)
2. SPICE Simulation File [SBOMAV4](#)
3. [TI Precision Labs](#)

Design Featured Op Amp

OPA192	
V_{cc}	4.5 V to 36 V
V_{inCM}	Rail-to-rail
V_{out}	Rail-to-rail
V_{os}	5 μ V
I_q	1 mA
I_b	5 pA
UGBW	10 MHz
SR	20 V/ μ s
#Channels	1, 2, and 4
OPA192	

Design Alternate Op Amp

OPA2990	
V_{cc}	2.7 V to 40 V
V_{inCM}	Rail-to-rail
V_{out}	Rail-to-rail
V_{os}	250 μ V
I_q	120 μ A
I_b	10 pA
UGBW	1.25 MHz
SR	5V/ μ s
#Channels	2
OPA2990	

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from December 30, 2018 to February 13, 2019**Page**

- | | |
|--|----------|
| • Downstyle title. Added <i>Design Alternate Op Amp</i> table..... | 1 |
|--|----------|

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated