

# TI Designs

## Adaptive Power Supply for Programmable Logic Controller Analog Output Module With Output Channel Protection



### TI Designs

TI Designs provide the foundation that you need including methodology, testing, and design files to quickly evaluate and customize the system. TI Designs help you accelerate your time to market.

### Design Resources

<a href="#">TIDA-00231</a>	I/P O/P Module Design
<a href="#">TIDA-00123</a>	I/O Controller Design Files
<a href="#">LM5069</a>	Product Folder
<a href="#">LM5017</a>	Product Folder
<a href="#">TPS70933</a>	Product Folder
<a href="#">DAC8760</a>	Product Folder
<a href="#">ISO7420</a>	Product Folder
<a href="#">ISO7141</a>	Product Folder
<a href="#">TPS70950</a>	Product Folder
<a href="#">TS5A3159</a>	Product Folder
<a href="#">TPS61170</a>	Product Folder
<a href="#">OPA2171</a>	Product Folder





[ASK Our E2E Experts](#)  
[WEBENCH® Calculator Tools](#)

### Design Features

- 16-Bit User Configurable Analog Current Output
- Programmable Current Range: 0 to 20 mA, 4 to 20 mA, 0 to 24 mA
- Accuracy:
  - Un-Calibrated Accuracy:  $\pm 0.2\%$  Full-Scale Range (FSR),
  - Calibrated Accuracy: 0.053% FSR at 25°C
- Adaptive Power Supply Reduces System Power Dissipation—FET Power Losses Limited to > 50 mW for Typical Load Resistance > 300  $\Omega$
- Reverse Voltage Protection for Analog Output (AO)
- Onboard Isolated Fly-Buck™ Power Supply With Inrush Current Protection
- Slim Form Factor 96 x 50.8 x 10 mm (L x W x H)
- Pluggable to I/O Controller Platform ([TIDA-00123](#)) for Easy Evaluation
- LabVIEW™-Based GUI for Signal-Chain Analysis and Functional Testing
- Designed to Comply With IEC61000-4 Standards for ESD, EFT, and Surge

### Featured Applications

- Programmable Logic Controller (PLC), DCS, and PAC
  - AO
  - Mixed Modules
  - Transducer Modules Data Acquisition Systems
- Test and Measurement



All trademarks are the property of their respective owners.



An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

## 1 Introduction

In PLC systems, analog output (AO) modules are used to control actuators, valves, and motors in process control environments. The load resistor value for standard analog current output modules can range typically from 1 to 1000  $\Omega$ . The traditional 0- to 20-mA output driver stages must operate on at least 24 V to provide a sufficient voltage to drive high value resistive loads. However, for the low-value resistive loads, the fixed value high-voltage supply results in significant internal power dissipation that can impact overall efficiency and additional board space is required.

The TIDA-00231 design provides a unique power saving solution for a digital-to-analog converter (DAC)-based analog current output modules with an adaptive power supply. The module operates on an industrial standard 24-V DC supply. The design uses digital isolators and a Fly-Buck converter along with transformer for isolation. The isolation barrier isolates the module from the field to protect against ground loops and to ensure robustness against external events often encountered in harsh industrial environments.

The module has been designed to be pluggable to the I/O controller platform ([TIDA-00123](#)) for quick testing and evaluation. The AO channel includes onboard protection circuitry in compliance with regulatory IEC61000-4 standards: electrostatic discharge (ESD), electrical fast transient (EFT), and electrical surge requirements. The design files such as schematics, bill of material (BOM), PCB layout plots, Altium files, Gerber files, performance test reports, and TM4C123 Tiva™ C Series MCU software are provided.


## 2 Design Specification and Features

Table 1 provides specifications and features of the AO module with adaptive power supply.

**Table 1. Specifications of AO Module**

PARAMETER	SPECIFICATION
Number of channels	Single channel (current programmable)
Output range	Current 0 to 20 mA, 4 to 20 mA, 0 to 24 mA
Load impedance	1 to 1000 Ω
Settling time (adaptive power supply disable)	25 μs
Output current settling time (adaptive power supply enable)	1 ms
Overall accuracy (un-calibrated)	Current input: <math>\pm 0.2\%</math> full scale at 25°C
Input supply voltage range	24 V nominal (18 to 30 V)
Power supply isolation	1500-V AC for one minute (withstand)
ESD immunity	IEC 61000-4-2 8-KV air discharges 4-KV contact discharges
EFT immunity	IEC 61000-4-4: $\pm 2$ KV @ 5 KHz on signal ports
Surge transient immunity	IEC 61000-4-5: $\pm 1$ KV line-earth (CM) on signal ports
Ambient operating temperature	0°C to 60°C
Form factor (L x W)	90 x 50.8 mm (Small industrial form factor)

## 3 System Block Diagram



**Figure 1. Top-Level Block Diagram**

## 4 Circuit Description

The design uses the DAC8760, a 16-bit programmable current output DAC suitable for PLCs and distributed control systems (DCSs). The DAC8760 is a fully programmable 16-bit voltage and current output DAC, capable of programming ranges from 4 to 20 mA, 0 to 24 mA, 0 to 5 V, 0 to 10 V,  $\pm 5$  V, and  $\pm 10$  V. The TIDA-00231 reference design is focusing on the current output. The current output needs about a 2-V headroom, meaning the 24-mA current output can drive a load up to approximately 1000  $\Omega$  with a 26-V supply. The AVDD supply range of the DAC8760 is from 11 to 36 V.

The adaptive power supply uses the TPS61170, which drives the output stage of the DAC8760 by dynamically adjusting boost voltage based on voltage drop across current output driver FET inside the DAC8760. The boost converter operates on 12 V and maintains the 2-V headroom on the output stage regardless of the load resistance, thereby reducing the internal power dissipation by a factor of approximately one-third compared with the fixed value supply. The boost converter output can be as high as 28 V for the light loads, which is within the operating value of 11- to 36-V specifications for the DAC8760.

The OPA2171 is configured as a differential amplifier with unity gain and used to sense the drop across output FET driver inside DAC8760. The drop across FET is feedback to the TPS61170 feedback pin to regulate the output voltage dynamically. The design can be customized for the DAC8552, XTR111, or a different current output driver keeping adaptive power supply block same.

To generate isolated power supply, the design uses a low-cost LM5017, a constant on-time synchronous buck regulator in Fly-Buck configuration with an external transformer. The LM5017 has a wide-input supply range, making it ideal for accepting 24-V industrial supplies. The device can accept up to 100 V, making it reliable against input transients. The Fly-Buck power supply isolates and steps down the input voltage to 6.5 V and 12 V. The LM5017 features a number of other safety and reliability functions, such as undervoltage lockout (UVLO), thermal shutdown, and peak current limit protection. The module is hot-swappable, so it can be inserted or removed from the socket in the backplane without disturbing system power. The hot-swappable feature is accomplished using the LM5069.

The digital interface of the DAC8760 circuit operates on a 5-V supply. The TPS70950, a low-drop regulator, generates 5 V from a 6.5-V rail. The functional isolation of digital signals between the host microcontroller and the process control side is achieved using ISO7141 and ISO7420 digital isolators. The module has an onboard EEPROM to store calibration data and configuration data. This reference design also highlights the TI products like the inrush current-limit controller, the isolated Fly-Buck controller, and the low-noise LDO that can be used in the PLC signal chain.

The system has a protection circuitry which makes use of reverse polarity, transient voltage suppressors (TVSs), and ESD diodes. It protects the AO signal against the following:

- External reverse voltage
- Short circuit encountered due to wiring mistakes
- High voltage fast transient events, which are often expected in an industrial harsh environment




Figure 2. Conceptual Schematic Diagram

## 5 Circuit Design and Component Selection

### 5.1 Isolated Power Supply

Functional requirements for isolated power supply block:

- Input voltage: 24 V (±20%)
- Output voltage rails: 12 V and 5 V
- Module shall be hot-swappable and shall limit the inrush current
- UV and OV protection
- Power and signal isolation between controller and field side
- Cost and space effective

The module is rated for a nominal power supply input of 24-V DC. For maximum flexibility, module can accept supply voltages in the range of 18-V to 30-V DC.

The LM5069, a positive voltage inrush current protection controller, provides intelligent control of the power supply connections during insertion and removal of a module from live system or power source. The LM5069 provides inrush current limiting during turn-on and monitoring of the load current for faults during normal operation. Additional functions include UVLO and overvoltage lockout (OVLO) to ensure voltage is supplied to the load only when the system input voltage is within a range. The inrush current of the module is limited to 2.75 A. The current limit and power dissipation in the external series pass N-Channel MOSFET are programmable, ensuring operation within the safe operating area (SOA).

#### Inrush Current Limit Circuit




Figure 3. Inrush Current Limit

The desired current limit threshold:

$$I_{LIM} = \frac{55 \text{ mV}}{R28} = \frac{55 \text{ mV}}{20 \text{ m}\Omega} = 2.75 \text{ A} \quad (1)$$

For proper operation of the device, the current sense resistor R3 must be smaller than 100 mΩ.

**NOTE:** The current sense resistor (R3) must be placed close to the LM5069. Make connections from R3 to the LM5069 using the Kelvin technique. Refer to [Figure 4](#).




Figure 4. Kelvin Sense Connection for Sense Resistor

UVLO and OVLO




Figure 5. UVLO and OVLO Using External Resistor

To define all four thresholds accurately, use two resistors each for UVLO and OVLO.

### Upper and Lower UVLO Thresholds

$$R46 = \frac{V_{UV(HYS)} \times R_{UVL}}{V_{UVH} - V_{UVL}} = \frac{1.5 \text{ V} \times 15 \text{ V}}{16.50 \text{ V} - 15 \text{ V}} = 71.42 \text{ k} = 71.5 \text{ k (standard value)} \quad (2)$$

$$R47 = \frac{2.5 \text{ V} \times R46}{V_{UVL} - 2.5 \text{ V}} = \frac{2.5 \times 71.5 \text{ k}}{15 \text{ V} - 2.5 \text{ V}} = 14.3 \text{ k} \quad (3)$$


Therefore,  $V_{UVH} = 16.50 \text{ V}$  and  $V_{UVL} = 15 \text{ V}$  with hysteresis of  $1.5 \text{ V}$  that keeps the device from responding to power-on glitches during start up.

### Choose Upper and Lower OVLO Thresholds

$$R1 = \frac{V_{OVH} - V_{OVL}}{21 \mu\text{A}} = \frac{2 \text{ V}}{21 \mu\text{A}} = 95.3 \text{ k} \quad (4)$$

$$R3 = \frac{2.5 \text{ V} \times R1}{V_{OVH} - 2.5 \text{ V}} = \frac{2.5 \text{ V} \times 95.3 \text{ k}}{36 \text{ V} - 2.5 \text{ V}} = 7.11 \text{ k} = 7.15 \text{ k (standard value)} \quad (5)$$

Therefore,  $V_{OVH} = 35.82 \text{ V}$  and  $V_{OVL} = 33.82 \text{ V}$  with hysteresis of  $2 \text{ V}$ .



**Figure 6. UVLO and OVLO Hysteresis**

Refer to the [LM5069 datasheet](#) and the LM5069EVAL Evaluation Board for device operation, design procedure, and recommended PCB layout guidelines.

In industrial systems, signals are transmitted from a variety of sensors to a central controller for processing and analysis. To maintain safe voltages at the user interface, and to prevent transients from being transmitted from the sources, galvanic isolation is required. Galvanic isolation also avoids ground loops which reduces ground bounce. The LM5017 is a synchronous buck regulator with integrated MOSFET. The LM5017 is configured in Fly-Buck topology to generate non-isolated  $3.3 \text{ V}$  and isolated  $5 \text{ V}$  and  $12 \text{ V}$  from  $24\text{-V DC}$ . An isolated Fly-Buck converter uses a coupled inductor windings to generate isolated outputs. In Fly-Buck topology, there is no need for an opto-coupler or auxiliary winding as the secondary output closely tracks the primary output voltage, resulting in a cost-effective and smaller-sized solution.

**Table 2. Fly-Buck Design Specifications**

SR. NUMBER	DESIGN SPECIFICATIONS	
1	Input voltage range ( $V_{IN}$ )	18 to 30 V
2	Primary output voltage ( $V_{OUT1}$ )	10.5 V (3.3 V after LDO)
3	Secondary output voltage ( $V_{OUT2}$ )	12.5 V
4	Secondary output voltage ( $V_{OUT3}$ )	6.5 V
6	Primary load current ( $I_{OUT1}$ )	20 mA
7	Secondary load current ( $I_{OUT2}$ )	100 mA
8	Secondary load current ( $I_{OUT3}$ )	50 mA
9	Switching frequency ( $f_{sw}$ )	1 MHz

The non-isolated output voltage ( $V_{CC\_NON\_ISO}$ ) is set by two external resistors (R3, R70).

The regulated output voltage is calculated as follows:

$$V_{CC\_NON\_ISO} = 1.225 \times \left(1 + \frac{R41}{R4}\right) = 1.225 \text{ V} \times \left(1 + \frac{196 \text{ k}}{9.09 \text{ k}}\right) = 10.40 \text{ V} \quad (6)$$

The operating frequency can be calculated as follows:

$$F_{SW} = \frac{V_{OUT}}{10^{-10} \times R_{ON}}$$

$$R_{ON} = \frac{10.4 \text{ V}}{10^{-10} \times 1 \text{ MHz}} = 104 \text{ k}\Omega \quad (7)$$

The closest standard available value is 100 k $\Omega$ . The minimum recommended on-time is 100 ns at max input voltage.

$$T_{ON \text{ MAX}} = \frac{10^{10} \times R_{ON}}{V_{IN \text{ MIN}}} = 0.67 \mu\text{s} \quad (8)$$

Similarly,

$$T_{ON \text{ MIN}} = \frac{10^{10} \times R_{ON}}{V_{IN \text{ MAX}}} = 0.29 \mu\text{s} \quad (9)$$

$V_{CC\_NON\_ISO}$  is given to TPS70933DBVT LDO that generates +3.3V\_NON\_ISO and capable of delivering 20 mA of output current. The +3.3V\_NON\_ISO is used to power-up an EEPROM and two digital isolators.

#### Selection of Rectifier Diode D2

The reverse bias voltage across D2 when the high side buck switch is on:

$$V_{D2} = \frac{N_{sec}}{N_{pri}} \times V_{IN\_MAX} = \frac{1}{1.55} \times 35 = 23 \text{ V} \quad (10)$$

Considering safety margin the PIV of secondary diode should be greater than 35 V. Therefore, a 60-V Schottky diode PMEG6010CEH,115 is selected.

Rectified output (+VCC\_ISO) on the secondary side will be

$$+V_{CC\_ISO\_1} = \left(\frac{N_{sec1}}{N_{pri}} \times V_{CC\_NON\_ISO}\right) - V_{FD} = 6.71 - 0.3 \text{ V} = 6.41 \text{ V}$$

$$+V_{CC\_ISO\_2} = \left(\frac{N_{sec2}}{N_{pri}} \times V_{CC\_NON\_ISO}\right) - V_{FD} = 13.1 - 0.5 \text{ V} = 12.51 \text{ V} \quad (11)$$

Refer to the [LM5017 datasheet](#) for device operation and [AN2292 application note](#) for Fly-Buck converter design procedure and recommended PCB layout guidelines.

**Design Considerations for TPS7A1650**
**Table 3. Design Specification and Key Design Parameters**

SR. NO.	DESIGN SPECIFICATIONS	KEY PARAMETERS
1	Input Voltage Range ( $V_{IN}$ )	6.5-V DC
2	Output Voltage ( $V_{OUT}$ )	5 V (Fixed)
3	Output current ( $I_{OUT}$ )	50 mA
4	$V_{DO}$	200 to 300 mV @ 50 mA
5	Thermal shutdown at	170°C
6	$T_{J\_MAX}$	125°C
7	Junction-to-ambient thermal resistance ( $\theta_{JA}$ )	66.2°C/W

**Input and Output Capacitors**

The TPS7A16 family linear regulators achieve stability with a minimum input capacitance of 0.1  $\mu$ F and output capacitance of 2.2  $\mu$ F. The 22- $\mu$ F, X5R ceramic capacitor is connected to maximize AC performance and to achieve better stability over temperature.

Although an input bulk capacitor is not required for stability, it is good analog design practice to connect a 1- to 22- $\mu$ F capacitor from  $V_{IN}$  to GND. This design has a connected 22- $\mu$ F capacitor at the input. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR.

**Thermal Protection**

Thermal protection in TPS7A1650 disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is again enabled.

**Power Dissipation**


$$\begin{aligned}
 \text{Power dissipation, PD} &= (V_{IN} - V_{OUT}) \times I_{OUT} \\
 &= (6.5 - 5) \times 50 \text{ mA} \\
 &= 75 \text{ mW} \\
 T_J &= T_{A(max)} + (\theta_{JA} \times \text{PD}) \\
 &= 70 + (66.2 \times 75\text{mW}) \\
 &= 74.97^\circ\text{C}
 \end{aligned}$$

$T_J < T_{J\_IC}$ ; therefore, there is no need for a heat sink for the TPS7A1650.

Refer to the [TPS7A1650 datasheet](#) for device operation and recommended PCB layout guidelines.

## 5.2 DAC8760

The DAC8760 is designed for industrial and process control applications. The DAC8760 can be programmed as a current output with a range of 4 to 20 mA, 0 to 20 mA, or 0 to 24 mA; or as a voltage output with a range of 0 to 5 V, 0 to 10 V,  $\pm 5$  V, or  $\pm 10$  V, with a 10% overrange (0 to 5.5 V, 0 to 11 V,  $\pm 5.5$  V, or  $\pm 11$  V). The TIDA-00231 reference design focuses on the current output. The DAC8760 internal block diagram is shown in Figure 7.



**Figure 7. Internal Block Diagram of DAC8760**

### 5.2.1 Current Output

Design requirements and specifications:

- 16-bit resolution
- Current output: 4 to 20 mA; 0 to 20 mA; 0 to 24 mA
- $\pm 0.1\%$  FSR total unadjusted error (TUE) max
- Internal 5-V reference (10 ppm/ $^{\circ}$ C, max)
- Wide temperature range:  $-40^{\circ}$ C to  $125^{\circ}$ C

The DAC8760 current output stage consists of a pre-conditioner and a current source. This stage provides current output according to the DAC code. The output range can be programmed as 0 to 20 mA, 0 to 24 mA, or 4 to 20 mA. The maximum compliance voltage on pin IOUT equals  $(AVDD - 2$  V). In single power supply mode, the maximum AVDD is 36 V, and the maximum compliance voltage is 33.5 V. After power-on, the IOUT pin is in Hi-Z state, with no output. A 15-k $\Omega$ , precision, low-drift current-setting resistor (R33) is connected to ISET-R pin to improve stability of the current output over temperature. The equation for DAC 16-bit code to current output is:

For a 0- to 20-mA output range:

$$I_{OUT} = 20 \text{ mA} \times \frac{\text{Code}}{2^N} \quad (12)$$

For a 0- to 24-mA output range:


$$I_{OUT} = 24 \text{ mA} \times \frac{\text{Code}}{2^N}$$

where


- Code in the decimal equivalent of the code loaded to the DAC
  - N is the bits of resolution, 16 for DAC8760
- (13)

### 5.2.2 SPI to DAC8760

The DAC8760 is controlled over a versatile four-wire serial interface (SDI, SDO, SCLK, and LATCH) that can operate at clock rates of up to 31 MHz and is compatible with SPI, QSPI™, Microwire™, and digital signal processing (DSP) standards. The SPI communication command consists of a write address byte and a data word for a total of 24 bits.



**Figure 8. DAC8760 Write Mode Timing**



**Figure 9. DAC8760 Readback Mode Timing**

### 5.2.3 Digital Signal Isolation

In industrial systems, signals are transmitted from a long distance and a variety of sensors to a central controller for processing and analysis. To protect from damage, the AO modules require isolation from the backplane and other AO modules. This isolation is typically accomplished by isolating the digital signals between the host processor or controller and the DAC in the AO circuit. To maintain safe voltages at the user interface, and to prevent transients from being transmitted from the sources, galvanic isolation is preferred.

The four serial data signals required to communicate bi-directionally with the DAC8760 are SCLK, DIN, SDO, and LATCH. The ISO7141CC is a 40-Mbps digital isolator that features a 2.5-kV<sub>RMS</sub> galvanic isolation for one minute. Similarly, the ISO7421 Dual Digital Isolator isolates control signals of power supply and feedback to the TPS601170. Both the devices have achieved UL, CSA, and VDE safety approvals.

### 5.3 Adaptive Power Supply

The onboard TPS61170-based DC-to-DC boost converter uses a constant frequency scheme to step up an input of 12 V to drive the DAC8760 output driver. When a channel current output is enabled, the converter regulates the Vboost\_out supply to 12 V or (IOUT × RLOAD + Headroom), whichever is greater. The value of the headroom voltage is approximately 2 V.

The TS5A3159A Analog Switch is used to connect the feedback pin of the TPS61170 either to the fixed resistor divider network or to the differential amplifier output, which senses the drop across the DAC8760 driver FET. When the analog switch is set, the feedback pin of the TPS61170 makes connection with fixed value resistor divider network and output of the boost converter is set to fixed value of 29-V DC, meaning adaptive power supply is disabled. When the feedback pin of the TPS61170 is connected to output of the differential amplifier, the TPS61170 regulates its output dynamically based on the DAC8760 internal driver FET drop, meaning an adaptive power supply is enable. The analog switch is used to evaluate the effect of adaptive power supply. In application, the user can directly connect output of differential amplifier output to the feedback pin of the TPS61170.




Figure 10. Simplified Block Diagram for Adaptive Power Supply Block

#### 5.3.1 DC-to-DC Boost Converter

Table 4. Design Specification and Key Design Parameters

SR. NO.	DESIGN SPECIFICATIONS	KEY PARAMETERS
1	Input voltage	12 V (±10%)
2	Output voltage (V <sub>OUT</sub> )	12 to 28 V (variable)
3	Output current (I <sub>OUT</sub> )	30 mA

Duty Cycle:

$$D_{MAX} = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$

$$D_{MAX} = \frac{28 - 10.5}{28}$$

$$D_{MAX} = 63\%$$

(14)

**This value is less than the TPS61170 maximum duty cycle of 90%.**

$I_{OUT\ MAX}$  and  $I_{IN\ (DC)}$ :

$$I_{OUT\ MAX} = \frac{V_{IN} \times I_{LIM} \times \eta_{est}}{\left(1 + \frac{K_{IND}}{2}\right) \times V_{OUT}}$$

$$I_{OUT\ MAX} = \frac{10.5 \times 0.96 \times 0.92}{\left(1 + \frac{0.4}{2}\right) \times 28}$$

$$I_{OUT\ MAX} = 0.27\ A \quad (15)$$

$I_{OUT\ MAX}$  is greater than 30 mA, the maximum required by the DAC.

$$I_{IN\ DC} = \frac{(V_{OUT} \times I_{OUT})}{(V_{IN\ MIN} \times 0.92)}$$

$$I_{IN\ DC} = \frac{(28 \times 30\ mA)}{(10.5 \times 0.92)}$$

$$I_{IN\ DC} = 87\ mA \quad (16)$$

*Inductor:*

$$L > \frac{1}{\left[F_S \times \left(\frac{1}{V_{OUT} + V_F - V_{IN\ MIN}} + \frac{1}{V_{IN\ MIN}}\right)\right]} \times I_P$$

$$L > \frac{1}{\left[1\ MHz \times \left(\frac{1}{28 + 0.5\ V - 10.5} + \frac{1}{10.5}\right)\right]} \times 0.4 \times 87\ mA$$

$$L > 190.30\ \mu H$$

$$L = 220\ \mu H \quad (17)$$

The TPS61170 has minimum ON pulse width of 40 ns, which sets the limit of the minimum duty cycle of the PWM switch, and it is independent of the switching frequency. As the output current drops, the boost converter enters discontinuous conduction mode (DCM). In DCM, the on time is a function of load current. The TPS61170 enters pulse-skipping mode at light load current as light load current requires the switch-on time to be less than 40 ns. To reduce losses during pulse-skipping mode, a higher inductance value of 220  $\mu H$  is chosen.

The inductor current rating must be higher than

$$I_{IN\ DC} + \frac{I_P}{2}$$

$$I_{IN\ DC} = 87\ mA + \frac{(0.4 \times 87\ mA)}{2}$$

$$I_{IN\ DC} = 104\ mA \quad (18)$$

The VLCF5028T-221MR22-2 from TDK, capable of handling 0.22 A with a small footprint.

*Schottky Diode*

Even with an ideal PCB layout containing short traces to minimize stray inductance and capacitance, the switching node of the boost converter may exhibit ringing up to 30% higher than the output voltage. Therefore, in this design a 40-V rated diode is selected to accommodate such ringing. Also, a diode with a 150°C thermal rating is selected, which is high enough to accommodate power dissipation of approximately:

$$P_{D\ DIODE} = I_{OUT} \times V_F$$

$$P_{D\ DIODE} = 30\ mA \times 0.4\ V$$

$$P_{D\ DIODE} = 12\ mW \quad (19)$$

The "Schottky diode MBR0540T1G" from "ON Semiconductor" is found suitable for the above requirement.

Thermal Resistance – Junction-to-Ambient ( $\theta_{T_J-A}$ ) for MBR0540G = 206°C/W

$$T_J = 70 + \theta_{T_J-A} \times P_{D \text{ DIODE}}$$

$$T_J = 70 + 206 \times 12 \text{ mW}$$

$$T_J = 73^\circ\text{C}$$

(20)

$T_J$  (Calculated) <  $T_{J \text{ MAX}}$  of diode (150°C)

Assuming a ceramic output capacitor with negligible ESR and the output ripple specification  $V_{\text{RIPPLE}} = 50$  mVpp, the minimum output capacitance is

$$C_{\text{OUT}} > \frac{[(V_{\text{OUT}} - V_{\text{IN}}) \times I_{\text{OUT}}]}{V_{\text{OUT}} \times F_S \times V_{\text{RIPPLE}}}$$

$$C_{\text{OUT}} > \frac{[(28 - 12) \times 30 \text{ mA}]}{28 \times 1 \text{ MHz} \times 50 \text{ mV}}$$

$$C_{\text{OUT}} = 3.42 \mu\text{F}$$

(21)

The GRM31CR71H225KA88L 2.2- $\mu\text{F}$  capacitors from Murat are connected in parallel. Adding a ferrite bead at the output of the supply enhances the noise performance of the system. The boost converter output capacitor, ferrite bead, and the bulk capacitor at the input of the DAC8760 form a low-pass filter, which provides attenuation greater than 80 dB at 1 MHz.

*Compensating the Control Loop*

$$GT(s) = \frac{1.229}{V_{\text{OUT}}} \times G_{\text{EA}} \times 6 \text{ M}\Omega \times V_{\text{IN}} \times \frac{R_{\text{OUT}}}{V_{\text{OUT}} \times R_{\text{SENSE}} \times 2} \times \frac{\left[ \left( 1 + \frac{s}{2 \times \pi f_z} \right) \times \left( 1 - \frac{s}{2 \times \pi \times f_{\text{RHPZ}}} \right) \right]}{\left[ \left( 1 + \frac{s}{2 \times \pi \times f_{\text{P1}}} \right) \times \left( 1 + \frac{s}{2 \times \pi \times f_{\text{P2}}} \right) \right]}$$

where

$$\bullet \quad f_{\text{P2}} = \frac{2}{2 \times \pi \times R_{\text{OUT}} \times C_2} = \frac{2}{2 \times \pi \times 300 \Omega \times 2 \times 2.2 \mu\text{F}} = 241.14 \text{ Hz}$$

$$\bullet \quad f_{\text{RHPZ}} = \frac{R_{\text{OUT}}}{2\pi \times L} \times \left[ \frac{V_{\text{IN}}}{V_{\text{OUT}}} \right]^2 = \frac{300}{2\pi \times 220 \mu\text{H}} \times \left[ \frac{12}{28} \right]^2 = 217.03 \text{ k} \times 0.184 = 39.93 \text{ kHz}$$

$$\bullet \quad f_{\text{P1}} = \frac{1}{2 \times \pi \times 6 \text{ M}\Omega \times C_3}$$

$$\bullet \quad f_z = \frac{1}{2 \times \pi \times R_3 \times C_3}$$

(22)

$G_{\text{EA}}$  is the amplifier trans-conductance 320  $\mu\text{mho}$  and  $R_{\text{OUT}} = 300 \Omega$ , which is commonly used in the industrial current AO module. For current mode boost power supplies, the inductor is not part of the control loop, and the output capacitor sets the dominant pole,  $f_{\text{P2}}$ . If the RHPZ is high enough in frequency simply setting the compensation zero,  $f_z$  equal to the dominant pole,  $f_{\text{P2}}$ , stabilizes the loop. Assuming  $R_3 = 15 \text{ k}\Omega$  per the data sheet recommendation and  $R_{\text{SENSE}} = 200 \text{ m}\Omega$ , its approximate maximum value, setting  $f_z = f_{\text{P2}}$  gives  $C_3 = 44 \text{ nF}$ , which is replaced by the standard value of 47 nF.

Figure 11 shows the Mathcad™ gain and phase of the power stage, GT(s), with  $s = j \times 2 \times \pi \times f$ .




Figure 11. Total Loop Gain and Phase Bode Plot

Refer to the TPS61170 datasheet [7] and calculation spreadsheet [8] for device operation, design procedure, and design calculations.

### 5.3.2 Differential Amplifier and Feedback Network

The OPA2171 is a single-supply, low-noise operational amplifier with the ability to operate on supplies ranging from 2.7 V ( $\pm 1.35$  V) to 36 V ( $\pm 18$  V). The OPA2171 can operate with full rail-to-rail input 100 mV beyond the top rail with a very low-bias current of 8 pA. An extended common-mode input range and low-input bias current with low cost make the OPA2171 suitable for this application.




Figure 12. Differential Amplifier and Feedback Control Circuit

The low-bias current allows using 1-M $\Omega$  resistor in feedback and input circuit, which minimizes the output current error. The feedback for the TPS61170 is from the divider network (R31 and R24). The resistors are chosen such that the feedback voltage is 1.23 V when the drop across the DAC8760 diver FET is 2 V. The feedback voltage is compared with the TPS61170 internal feedback reference voltage of 1.23 V. Regulation is achieved by varying the duty cycle of the PWM signal driving the internal switch of the TPS61170.

At the input of the OPA2171, the high-value resistor network divides the input by 20, so the common mode input range is given by:

Total common-mode input range ( $V_R$ )

$$V_R = 20 \times (5 \text{ V} - 2 \text{ V})$$

$$V_R = 20 \times 3 \text{ V}$$

$$V_R = 60 \text{ V} \tag{23}$$

Minimum common-mode input signal ( $V_L$ )

$$V_L = 20 \times (-0.1)$$

$$V_L = -2 \text{ V} \tag{24}$$

Maximum common-mode input signal ( $V_H$ )

$$V_R = V_R - V_L$$

$$V_R = 60 \text{ V} - (-2 \text{ V})$$

$$V_R = 62 \text{ V} \tag{25}$$

Gain calculation:

$$V_+ = V_1 \left( \frac{R_2}{R_1 + R_2} \right)$$

$$V_{OUT1} = V_1 \left( \frac{R_2}{R_1 + R_2} \right) \times \left( \frac{R_4 + R_F}{R_4} \right)$$

$$V_{OUT2} = V_2 \left( \frac{-R_F}{R_3} \right)$$

$$V_{OUT} = \left[ V_1 \left( \frac{R_2}{R_1 + R_2} \right) \times \left( \frac{R_4 + R_F}{R_4} \right) \right] - V_2 \left( \frac{-R_F}{R_3} \right) \tag{26}$$

With resistor above combination Gain = 1. Therefore,  $V_{OUT} = V_1 - V_2$ .

## 5.4 Protection Circuit

Figure 13 shows output structure of the AO module.




Figure 13. Output Structure of AO Module

- A high-voltage Y-cap (C52) is connected between signal and earth to decouple high-frequency transient noises
- A TVS (D13) is used to filter and suppress any external transients. The R38 is a pulse withstanding resistor, used to limit the current through TVS and clamping diodes
- Schottky barrier diodes D10 and D12 clamps any overvoltage to the positive (AVDD) or the ground
- Diodes D9, D10, and D12 provide protection from reverse biasing

### 5.4.1 Protection for ESD, EFT, and Surge

The analog current output can be directly connected to the external loads over a long distance; therefore, the output ports are susceptible to voltage surges and EFT pulses. The TVS provides highly effective protection against such discharges. When a high-energy transient appears on the AO, the TVS goes from high to low impedance within a few nanoseconds. The TVS can absorb thousands of watts of surge power and clamp the analog input to a preset voltage, thus protecting DAC and precision components from being damaged by the surge.

The output stage is designed to withstand up to 8-kV ESD, 2-kV EFT, and 1-kV Surge. The output channel is protected by a TVS SMCJ28A. The TVS diode clamps the surge voltage to safer limit. In addition, a Y-cap is placed near to output connector to divert transient energy quickly to protective earth. Layout guidelines are followed to ensure compliance to EMC standards.

#### TVS Diode Selection

Consider the case of 1 kV (CM) @ 8/20-μs surge on input lines and do some calculations because the voltage surge has the highest energy.

Impedance in path,

$$\begin{aligned} Z_{\text{TOTAL}} &= Z_{\text{SURGE\_GENERATOR}} + Z_{\text{CDN\_NETWORK}} + R_{\text{SERIES\_RES}} \\ &= 2 \Omega + 40 \Omega + 10 \Omega = 52 \Omega \end{aligned} \tag{27}$$

The internal overvoltage protection circuit of the DAC8760 can withstand up to AVDD on the IOOUT pin. Therefore, the clamping voltage must be less than 40 V.

The SMCJ28CA rating:  $V_{\text{BR}} = 31.10 \text{ V}$ ,  $V_{\text{CMAX}} = 45.4 \text{ V @ } 8/20 \mu\text{s @ } I_{\text{PP}} = 33.1 \text{ A}$ ,  $P_{\text{PP}} = 1500 \text{ W}$  and maximum leakage current = 1 μA




Figure 14. Characteristics of TVS Diode

$$\begin{aligned} V_C &= \frac{I_P}{I_{PP}} [V_C - V_{BR}] + V_{BR} \\ I_P &= \frac{(1000 \text{ V} - V_C)}{Z_{\text{TOTAL}}} \\ I_P &= \frac{(1000 \text{ V} - V_C)}{52 \Omega} \end{aligned} \tag{28}$$


Put  $I_P$  into the equation of  $V_C$  and solve the equation from SMBJ28CA datasheet values:

$$V_C = 35.75 \text{ V}$$

$$P_P = V_C \times I_P = 35.75 \text{ V} \times 18.54 \text{ A}$$

$$P_P = 700 \text{ W} \tag{29}$$

The ESD clamping diodes further clamp the overvoltage to safe level (Vboost\_Out) and protects the DAC8760 I<sub>OUT</sub> from damage.



- TVS diode and Y-cap are placed close to the J2 output connector
- Used copper plane to ensure a low-impedance path for high-energy transients

Figure 15. ESD, EFT, and Surge Protection

Working:

- R38 is a pulse withstanding resistor, which limits the current through D13.
- D13 clamps the voltage to 35.75 V.
- D12 and D10 further clamps the voltage to safe level (equal to AVDD of DAC).
- D9 remains reverse bias and blocks any incoming high voltage pulse reaching to DAC.



## 5.5 Interface

The AO module has the following connectors:

1. J1: 2-pin screw terminal type, 2.54-mm pitch connector for connecting protective earth
2. J2: 4-pin screw terminal type, 2.54-mm pitch connector for AO
3. J3: 50-pin connector for connecting SPI, I2C, and power supply from the host controller




Figure 17. Board Top View




Figure 18. Board Bottom View

## 6 Test Setup

### 6.1 Performance Evaluation Test Setup

The Tiva C Series I/O Controller Platform ([TIDA-00123](#)) has the required connectors and the MCU to interface with the AO module and is used for performance testing. The 24-V power input to the module is supplied by the TIDA-00123.





Figure 19. Performance Evaluation Test Setup



**Figure 20. Test GUI Front Panel**

The complete signal chain performance can be evaluated using a LabVIEW-based GUI. The GUI on the PC connects to the TIDA-00123 through USB interface. The TIDA-00123 then controls the AO module with adaptive power supply through SPI. The output signal is read by 8½-digit multimeter. The GUI saves the data in Microsoft® Excel® format. The extracted data can be used for evaluation.

The equipment used for the testing is as follows:

- 24-V DC power supply with current limit set to 100 mA
- 8½-digit multimeter (3458A Hewlett Packard® make), configured as DC ammeter and connected in series between AO and load resistor
- Two 6½ digit multimeters (34401 A, Agilent make), configured as DC voltmeter and connected in across AO and DAC internal FET
- 1-k/2-W MFR resistor as a load (fixed load) or power decade resistor box (variable load)

The following functionality is provided in the GUI:

- DAC8760 configuration
- Reads and store the analog data using 8½-digit multimeter
- Analog data can be imported to Microsoft Excel format for performance evaluation

---

**NOTE:** The test data in [Section 7](#) was measured at room temperature using calibrated lab equipment, unless otherwise specified.

---


## 7 Test Results

### 7.1 Accuracy

This test is conducted by a sweeping output current from 0 to 20 mA, keeping the load resistance constant to 1000  $\Omega$ , and a  $T_A$  at 25°C.

The following steps were carried out to test accuracy:

1. Connect the test setup as shown in [Figure 19](#).
2. Configure the DAC8760 as a current output using the LabVIEW test utility.
3. Set DAC8760 output range to 0 to 20 mA.
4. Set "Start" and "Stop" value to 0 to 216. For full-range performance testing, set these values as 0 to 65535 with step size '1'.
5. Press the "DAC Linearity" tab in GUI.
6. The test results are stored in Microsoft Excel format.
7. The offset and gain calibration is applied to the output current to measure calibrated error in FSR %.



**Figure 21. Accuracy Plot**

## 7.2 Power Saving

The test explains the improvement in power saving using the adaptive power supply.

### 7.2.1 Boost Converter Efficiency

The efficiency of boost converter is the key parameter in the design. The losses in the boost converter will directly impact the overall power consumption of the system and hence efficiency of the system. Figure 22 shows the efficiency of the TPS61170-based boost converter used as at different load conditions. The efficiency is > 80% at load current grater than 12 mA.




Figure 22. Boost Converter Output Current versus Efficiency

### 7.2.2 Output Current Sweep Keeping Load Resistance Constant


This test is conducted by a sweeping output current from 0 to 24 mA, keeping the load resistance constant to 1000 Ω, and a T<sub>A</sub> at 25°C.

Table 5. Adaptive Power Supply (APS) Enable, Output Current Sweep From 0 to 24 mA

DROP ACROSS FET (V)	OUTPUT VOLTAGE (V)	OUTPUT CURRENT (mA)	FET POWER DISSIPATION (W)
12.48	0	0	0
9.9347	1.9648	1.99954	19.86483004
7.6783	3.9258	3.99501	30.67488528
5.4432	5.8875	5.99263	32.61908362
3.2246	7.8452	7.98941	25.76265149
2.0298	9.7992	9.98574	20.26905505
2.0169	11.7468	11.9816	24.16568904
1.9294	13.688	13.9802	26.97339788
1.8458	15.622	15.9764	29.48923912
1.7701	17.548	17.9715	31.81135215
1.7051	19.467	19.9772	34.06312372
1.6518	21.346	21.9732	36.29533176
1.6051	23.27	23.9778	38.48676678

**Table 6. APS Disable, Output Current Sweep From 0 to 24 mA**

DROP ACROSS FET (V)	OUTPUT VOLTAGE (V)	OUTPUT CURRENT (mA)	FET POWER DISSIPATION (W)
29.374	0	0	0
26.988	1.9523	1.98678	53.61921864
24.843	3.9135	3.98265	98.94097395
22.647	5.8687	5.98018	135.4331365
20.505	7.8301	7.97581	163.5439841
18.356	9.7852	9.97332	183.0702619
16.211	11.7341	11.9703	194.0505333
14.199	13.677	13.9706	198.3685494
12.084	15.613	15.9879	193.1977836
9.972	17.541	17.9951	179.4471372
7.8708	19.462	19.9821	157.2751127
5.779	21.371	21.9899	127.0796321
3.6958	23.271	23.9862	88.64819796



**Figure 23. Output Current versus Power Dissipation in FET (Full Range Current Sweep)**

### 7.2.3 Load Resistance Sweep

This test is conducted by a sweeping load resistance from 10 to 1000  $\Omega$ , keeping the load current constant to 24 mA, and a  $T_A$  at 25°C.

**Table 7. APS Disable, Load Resistor Sweep From 10 to 1000  $\Omega$**

DROP ACROSS FET (V)	OUTPUT VOLTAGE (V)	OUTPUT CURRENT (mA)	FET POWER DISSIPATION (W)
26.432	0.13047	24.0092	634.6111744
24.061	2.5167	23.9985	577.4279085
21.662	4.9231	23.9921	519.7168702
19.284	7.3256	23.986	462.546024
16.857	9.7548	23.9804	404.2376028
14.469	12.155	23.9754	346.9000626
12.092	14.538	23.9707	289.8537044
9.703	16.937	23.9706	232.5867318
7.2942	19.367	23.9753	174.8806333
4.917	21.768	23.9783	117.9013011
3.0081	24.193	23.9899	72.16401819

**Table 8. APS Enable, Load Resistor Sweep From 10 to 1000  $\Omega$**

DROP ACROSS FET (V)	OUTPUT VOLTAGE (V)	OUTPUT CURRENT (mA)	FET POWER DISSIPATION (W)
9.1989	0.18553	24.0149	220.9106636
6.8071	2.5658	24.0033	163.3928634
4.3886	4.983	23.9973	105.3145508
1.9907	7.3834	23.993	47.7628651
1.9903	9.8106	23.9869	47.74112707
1.8835	12.212	23.9811	45.16840185
1.8035	14.604	23.9758	43.2403553
1.7369	16.99	23.9798	41.65051462
1.6811	19.411	23.9774	40.30840714
1.633	21.804	23.9797	39.1588501
1.6068	24.233	23.976	38.5246368



Figure 24. Output Current versus Power Dissipation in FET (Load Resistor Sweep From 10 to 1000 Ω)

### 7.3 Output Current Settling Time

The output is stepped from 0 to 20 mA with a 1000-Ω load resistance. A low output resistance can result in a better settling time (see Figure 25).




Figure 25. Settling Time

## 7.4 Pre-Compliance Testing

The AO module has been designed to meet standard EMC requirements for Industrial PLC application. The following EMC tests have been performed.

**Table 9. EMC Tests and Standards**

TESTS	STANDARDS
ESD	IEC61000-4-2
EFT	IEC61000-4-4
Surge	IEC61000-4-5

**Table 10. Criteria and Performance as per IEC61131-2**

CRITERIA	PERFORMANCE (PASS) CRITERIA
A	The analog output module shall continue to operate as intended. The module has no loss of function or performance even during the test.
B	Temporary degradation of performance is accepted. After the test, the analog output module shall continue to operate as intended without manual intervention.
C	During the test, a loss of functions is accepted, but not the destruction of hardware or software. After the test, the analog output module shall continue to operate as intended automatically after a manual restart or power off/power on.

The targeted accuracy for criteria A is as follows:

- Voltage Input:  $\pm 0.2\%$  full scale at 25°C
- Current Input:  $\pm 0.2\%$  full scale at 25°C

The next sections explain the test setup, procedures, and observations.

## 7.4.1 ESD: IEC61000 -4-2

### 7.4.1.1 Test Level and Expected Performance

The ESD level at I/O connectors and the performance criteria expected are as follows:

**Table 11. ESD Test Levels and Performance Criteria**

GENERIC TEST STANDARD	TEST LEVEL	PERFORMANCE
ESDIEC 61000-4-2	4 kV contact discharges – Level 2 8 kV air discharges – Level 3	Criteria B

### 7.4.1.2 Setup Description

The ESD is injected to the EUT in two ways: contact discharge or air discharge. The EUT is placed on a horizontal coupling plane (HCP) of 160x80-cm dimensions on top of a wooden table 80 cm high and located above ground reference plane. The EUT and its attached cables were isolated from the HCP by a thin insulating support of 0.5-mm thickness. ESDs were applied using an ESD gun directly (through contact or air discharges) or indirectly (through HCP). The EUT operation was monitored after the test. The EUT is tested in active mode using unshielded 3-m cables on I/O ports.

### 7.4.1.3 Monitoring Methods

1. Connect the shield pin to the same protective earth as the ESD generator.
2. Connect the battery power to avoid earth ground loop.
3. Power on the EUT. EUT software is configured to generate an output of 4 mA and 20 mA alternately for two seconds each.

The AO channel is checked before and after the test. The ESD test is performed as per test levels mentioned in [Table 12](#).

### 7.4.1.4 Results

**Table 12. ESD Test Results**

TEST NO.	TEST MODE	OBSERVATION
1	Air 2 kV	Pass
2	Air -2 kV	Pass
3	Air 4 kV	Pass
4	Air -4 kV	Pass
5	Air 6 kV	Pass
6	Air -6 kV	Pass
7	Air 8 kV	Pass
8	Air 8 kV	Pass
9	Contact 1 kV	Pass
10	Contact -1 kV	Pass
11	Contact 2 kV	Pass
12	Contact -2 kV	Pass
13	Contact 4 kV	Pass
14	Contact -4 kV	Pass
15	HCP 2 kV	Pass
16	HCP -2 kV	Pass
17	HCP 4 kV	Pass
18	HCP -4 kV	Pass
22	HCP -4 kV	Pass

## 7.4.2 EFT: IEC61000 – 4-4

### 7.4.2.1 Test Level and Expected Performance


The EFT burst at I/O connectors and the performance criteria expected are as follows:

**Table 13. EFT Test Levels and Performance Criteria**

GENERIC TEST STANDARD	TEST LEVEL	PERFORMANCE (PASS) CRITERIA
EFT/B IEC 61000-4-4	$\pm 2$ kV at 5 kHz, 100 kHz on signal ports	Criteria A

### 7.4.2.2 Setup Description

The burst signal is injected on all cables together using a capacitive coupling clamp. EUT is connected to auxiliary sources by unshielded cables. The lengths of the cables are set to 3 m and cables are placed 10 cm above the reference plane. The test is carried out with the EUT placed 10 cm above the reference plane on insulating material, and with the EUT placed on the reference plane.



**Figure 26. EFT Test Setup**

### 7.4.2.3 Monitoring Methods

1. Connect the EUT as shown in [Figure 26](#). The shield pin is connected to protective earth same as the EFT generator.
2. Power on the EUT. EUT software is configured to generate an output of 4 mA and 20 mA alternately for two seconds each.

The AO channel is checked before and after the test. The EFT test is performed as per test levels mentioned in [Table 14](#).

### 7.4.2.4 Results

**Table 14. EFT Test Results**

TEST NO.	TEST MODE	OBSERVATION
1	0.5 kV, 5 kHz	Pass
2	-0.5 kV, 5 kHz	Pass
3	1 kV, 5 kHz	Pass
4	-1 kV, 5 kHz	Pass
5	1.5 kV, 5 kHz	Pass
6	-1.5 kV, 5 kHz	Pass
7	2 kV, 5 kHz	Pass
8	-2 kV, 5 kHz	Pass
9	0.5 kV, 100 kHz	Pass
10	-0.5 kV, 100 kHz	Pass
11	1 kV, 100 kHz	Pass
12	-1 kV, 100 kHz	Pass
13	1.5 kV, 100 kHz	Pass
14	-1.5 kV, 100 kHz	Pass
15	2 kV, 100 kHz	Pass
16	-2 kV, 100 kHz	Pass

7.4.3 Surge: IEC61000-4-5

7.4.3.1 Test Level and Expected Performance

The common-mode surge at I/O connectors and the performance criteria expected are as follows:

Table 15. Surge Test Levels and Performance Criteria

GENERIC TEST STANDARD	TEST LEVEL	PERFORMANCE (PASS) CRITERIA
Surge IEC 61000-4-5	$\pm 1$ kV CM on signal ports	Criteria B

7.4.3.2 Setup Description

The EUT and AO cable were placed on nonconductive support 10 cm above a reference ground plane. Surge was injected into the AO cable (I/O cable) for testing through a coupling-decoupling network. The EUT operation was monitored before and after the test.




Figure 27. Surge Test Setup

### 7.4.3.3 Monitoring Methods

1. Connect the EUT as shown in [Figure 27](#). The shield pin is connected to protective earth same as the surge generator.
2. Power on the EUT. EUT software is configure to generate an output of 4 mA and 20 mA alternately for two seconds each.

The AO channel is checked before and after the test. The surge test is performed as per test levels mentioned in [Table 16](#).

### 7.4.3.4 Results

**Table 16. Surge Test Results**

TEST NO.	TEST MODE	OBSERVATION
1	0.5 kV	Pass
2	-0.5 kV	Pass
3	1 kV	Pass
4	-1 kV	Pass

## 8 References

1. Texas Instruments, *AN2292 Designing an Isolated Buck (Flyback) Converter*, Application Note ([SNVA674](#))
2. Texas Instruments, *AN2040 Output Voltage Clamping Using the LM5069 Hot Swap Controller*, Application Note ([SNVA430](#))
3. Texas Instruments, *16-Bit Analog Output Module Reference Design for Programmable Logic Controllers (PLC)*, TIDA-00118 Design Guide ([TIDU189](#))
4. Texas Instruments, *TPS61170EVM-280*, User's Guide ([SLVU222](#))
5. Texas Instruments, *TPS61170 Design Software for Control Loop Design*, TPS61170 Design Software ([ZIP](#))
6. Texas Instruments, *How to Design a Boost Converter With the TPS61170*, Application Report ([SLVA319](#))
7. Texas Instruments, *TPS61170 1.2-A High-Voltage Boost Converter in 2-mm x 2-mm<sup>2</sup> QFN Package*, Datasheet ([SLVS789](#))
8. Texas Instruments, *TPS61170 Calculation Spreadsheet* ([SLVC160](#))

## 9 Terminology

### Differential Nonlinearity (DNL) and Integral Nonlinearity (INL)

DNL is the deviation between two analog values corresponding to adjacent input digital values. Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. Any deviation from the ideal step width (LSB) is the DNL. DNL errors accumulate to produce a total INL.

DNL and INL values are usually specified using one of the following units: LSB or %FSV.

### Total Unadjusted Error (TUE)

TUE is measurement error without any gain or offset error compensations. TUE gives an exact measure of the system level inaccuracies. With the right choice of components and proper PCB layout, the need for factory calibration may be avoided, which can save time and costs during mass production.

$$\text{TUE} = \sqrt{(\text{Offset Error})^2 + (\text{Gain Error})^2 + (\text{DNL})^2 + (\text{INL})^2} \quad (30)$$

## 10 Design Files

### 10.1 Schematics

To download the most recent schematics, see the design files at [TIDA-00231](#).

### 10.2 Bill of Materials


To download the most recent bill of materials (BOM), see the design files at [TIDA-00231](#).

### 10.3 PCB Layout Recommendations

The AO module is implemented in a four-layer PCB. For optimal performance of this design, standard PCB layout guidelines were followed, including proper decoupling close to all integrated circuits and adequate power and ground connections with large copper pours. Additional considerations were made for providing robust EMC/EMI immunity. All protection elements were placed as close as possible to the output connector to provide a controlled return path for transient currents. To allow optimum current flow, wide, low-impedance, low-inductance traces were used along the output signal path and protection elements. Wherever possible, copper pours were used in place of traces. Stitching the planes provides an effective return path around the PCB and helps reduce the impact of radiated emissions.

To achieve high performance, follow these layout guidelines:

1. Route all signals, assuming there is a split ground plane for analog and digital. Furthermore, it is better to split the ground initially during the layout. Route all analog and digital traces so that the traces see the respective ground all along the second layer. Then, short both grounds to form a common ground plane.
2. Return the DAC ground pins to the ground plane through multiple vias (PTH).
3. Ensure that protection elements such as TVS diodes, capacitors are placed as close as possible to the connectors to ensure that return current from high-energy transients does not damage sensitive devices. Further, use large and wide traces to ensure a low-impedance path for high-energy transients.
4. Place the decoupling capacitors close to the supply pin of respective IC pins.
5. Use multiple vias for power and ground for decoupling caps.
6. Route the current sense resistor as a Kelvin sense connection.
7. For signal integrity in SPI lines, place the termination resistors near to the source.
8. Each AVDD/AVSS should have decoupling capacitors placed close to the respective pins.
9. Place the reference capacitor close to the voltage reference input pin.
10. Connect the thermal PAD of DAC8760 to the lowest potential in the system. In this design, it is connected to ground potential.



**Figure 28. PCB Layout Guidelines**

### 10.3.1 Layer Plots

To download the most recent layer plots, see the design files at [TIDA-00231](#).

---

**NOTE:** All artwork is viewed from the top side.

---

### 10.4 Altium Project

To download the most recent Altium project files, see the design files at [TIDA-00231](#).

### 10.5 Gerber Files

To download the most recent Gerber files, see the design files at [TIDA-00231](#).

### 10.6 Assembly Drawings

To download the most recent assembly drawings, see the design files at [TIDA-00231](#).

### 10.7 Software Files

To download the most recent software files, see the design files at [TIDA-00231](#).

## 11 About the Author

**AMOL GADKARI** is a systems engineer at Texas Instruments India where he is responsible for developing reference design solutions for the industrial segment. Amol has eight years of experience in mixed signal board design, analog circuit designs, and EMC-protection circuit design. He can be reached at [a-gadkari@ti.com](mailto:a-gadkari@ti.com).

## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.