SLVSDS6B August 2019 – January 2021 DRV8876-Q1
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
Figure 7-7 shows the input structure for the logic-level input pins EN/IN1, PH/IN2, and nSLEEP.