SNAS722B december 2017 – august 2023 LMK61E07
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
The PLL loss of lock and PLL calibration status can be monitored by reading R66[1:0]. These bits represent a logic-high interrupt output and are self-cleared once the readback is complete.