SCLS425G June   1998  – November 2023 SN74AHC174

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Revision History
  6. Pin Configuration and Functions
  7. Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics
    6. 6.6  Timing Requirements, VCC = 3.3 V ± 0.3 V
    7. 6.7  Timing Requirements, VCC = 5 V ± 0.5 V
    8. 6.8  Switching Characteristics, VCC = 3.3 V ± 0.3 V
    9. 6.9  Switching Characteristics, VCC = 5 V ± 0.5 V
    10. 6.10 Operating Characteristics
  8. Parameter Measurement Information
  9. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Device Functional Modes
  10. Application and Implementation
    1. 9.1 Power Supply Recommendations
    2. 9.2 Layout
      1. 9.2.1 Layout Guidelines
      2. 9.2.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Documentation Support (Analog)
      1. 10.1.1 Related Documentation
    2. 10.2 Receiving Notification of Documentation Updates
    3. 10.3 Support Resources
    4. 10.4 Trademarks
    5. 10.5 Electrostatic Discharge Caution
    6. 10.6 Glossary
  12. 11Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • DB|16
  • PW|16
  • N|16
  • D|16
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Pin Configuration and Functions

GUID-C085B0C3-5BEE-4BB6-9FF1-3A8BFD6E2F54-low.pngFigure 5-1 D, DB, DGV, N, NS, or PW Package (Top View)
Table 5-1 Pin Functions
PIN TYPE DESCRIPTION
NAME NO.
CLR 1 I Clear Pin
1Q 2 O 1Q Output
1D 3 I 1D Input
2D 4 I 2D Input
2Q 5 O 2Q Output
3D 6 I 3D Input
3Q 7 O 3Q Output
GND 8 Ground Pin
CLK 9 I Clock Pin
4Q 10 O 4Q Output
4D 11 I 4D Input
5Q 12 O 5Q Output
5D 13 I 5D Input
6D 14 I 6D Input
6Q 15 O 6Q Output
VCC 16 P Power Pin