SLVSF02E march   2019  – may 2023 TPS23881

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Revision History
  6. Device Comparison Table
  7. Pin Configuration and Functions
    1. 6.1 Detailed Pin Description
  8. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Typical Characteristics
  9. Parameter Measurement Information
    1. 8.1 Timing Diagrams
  10. Detailed Description
    1. 9.1 Overview
      1. 9.1.1 Operating Modes
        1. 9.1.1.1 Auto
        2. 9.1.1.2 Semiauto
        3. 9.1.1.3 Manual and Diagnostic
        4. 9.1.1.4 Power Off
      2. 9.1.2 PoE Compliance Terminology
      3. 9.1.3 Channel versus Port Terminology
      4. 9.1.4 Requested Class versus Assigned Class
      5. 9.1.5 Power Allocation and Power Demotion
      6. 9.1.6 Programmable SRAM
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Port Remapping
      2. 9.3.2 Port Power Priority
      3. 9.3.3 Analog-to-Digital Converters (ADC)
      4. 9.3.4 I2C Watchdog
      5. 9.3.5 Current Foldback Protection
    4. 9.4 Device Functional Modes
      1. 9.4.1 Detection
      2. 9.4.2 Connection Check
      3. 9.4.3 Classification
      4. 9.4.4 DC Disconnect
    5. 9.5 I2C Programming
      1. 9.5.1 I2C Serial Interface
    6. 9.6 Register Maps
      1. 9.6.1 Complete Register Set
      2. 9.6.2 Detailed Register Descriptions
        1. 9.6.2.1  INTERRUPT Register
        2. 9.6.2.2  INTERRUPT MASK Register
        3. 9.6.2.3  POWER EVENT Register
        4. 9.6.2.4  DETECTION EVENT Register
        5. 9.6.2.5  FAULT EVENT Register
        6. 9.6.2.6  START/ILIM EVENT Register
        7. 9.6.2.7  SUPPLY and FAULT EVENT Register
          1. 9.6.2.7.1 Detected SRAM Faults and "Safe Mode"
            1. 9.6.2.7.1.1 ULA (Ultra Low Alpha) Package Option: TPS23881A
        8. 9.6.2.8  CHANNEL 1 DISCOVERY Register
        9. 9.6.2.9  CHANNEL 2 DISCOVERY Register
        10. 9.6.2.10 CHANNEL 3 DISCOVERY Register
        11. 9.6.2.11 CHANNEL 4 DISCOVERY Register
        12. 9.6.2.12 POWER STATUS Register
        13. 9.6.2.13 PIN STATUS Register
        14. 9.6.2.14 OPERATING MODE Register
        15. 9.6.2.15 DISCONNECT ENABLE Register
        16. 9.6.2.16 DETECT/CLASS ENABLE Register
        17. 9.6.2.17 Power Priority / 2Pair PCUT Disable Register Name
        18. 9.6.2.18 TIMING CONFIGURATION Register
        19. 9.6.2.19 GENERAL MASK Register
        20. 9.6.2.20 DETECT/CLASS RESTART Register
        21. 9.6.2.21 POWER ENABLE Register
        22. 9.6.2.22 RESET Register
        23. 9.6.2.23 ID Register
        24. 9.6.2.24 Connection Check and Auto Class Status Register
        25. 9.6.2.25 2-Pair Police Ch-1 Configuration Register
        26. 9.6.2.26 2-Pair Police Ch-2 Configuration Register
        27. 9.6.2.27 2-Pair Police Ch-3 Configuration Register
        28. 9.6.2.28 2-Pair Police Ch-4 Configuration Register
        29. 9.6.2.29 Capacitance (Legacy PD) Detection
        30. 9.6.2.30 Power-on Fault Register
        31. 9.6.2.31 PORT RE-MAPPING Register
        32. 9.6.2.32 Channels 1 and 2 Multi Bit Priority Register
        33. 9.6.2.33 Channels 3 and 4 Multi Bit Priority Register
        34. 9.6.2.34 4-Pair Wired and Port Power Allocation Register
        35. 9.6.2.35 4-Pair Police Ch-1 and 2 Configuration Register
        36. 9.6.2.36 4-Pair Police Ch-3 and 4 Configuration Register
        37. 9.6.2.37 TEMPERATURE Register
        38. 9.6.2.38 4-Pair Fault Configuration Register
        39. 9.6.2.39 INPUT VOLTAGE Register
        40. 9.6.2.40 CHANNEL 1 CURRENT Register
        41. 9.6.2.41 CHANNEL 2 CURRENT Register
        42. 9.6.2.42 CHANNEL 3 CURRENT Register
        43. 9.6.2.43 CHANNEL 4 CURRENT Register
        44. 9.6.2.44 CHANNEL 1 VOLTAGE Register
        45. 9.6.2.45 CHANNEL 2 VOLTAGE Register
        46. 9.6.2.46 CHANNEL 3 VOLTAGE Register
        47. 9.6.2.47 CHANNEL 4 VOLTAGE Register
        48. 9.6.2.48 2x FOLDBACK SELECTION Register
        49. 9.6.2.49 FIRMWARE REVISION Register
        50. 9.6.2.50 I2C WATCHDOG Register
        51. 9.6.2.51 DEVICE ID Register
        52. 9.6.2.52 CHANNEL 1 DETECT RESISTANCE Register
        53. 9.6.2.53 CHANNEL 2 DETECT RESISTANCE Register
        54. 9.6.2.54 CHANNEL 3 DETECT RESISTANCE Register
        55. 9.6.2.55 CHANNEL 4 DETECT RESISTANCE Register
        56. 9.6.2.56 CHANNEL 1 DETECT CAPACITANCE Register
        57. 9.6.2.57 CHANNEL 2 DETECT CAPACITANCE Register
        58. 9.6.2.58 CHANNEL 3 DETECT CAPACITANCE Register
        59. 9.6.2.59 CHANNEL 4 DETECT CAPACITANCE Register
        60. 9.6.2.60 CHANNEL 1 ASSIGNED CLASS Register
        61. 9.6.2.61 CHANNEL 2 ASSIGNED CLASS Register
        62. 9.6.2.62 CHANNEL 3 ASSIGNED CLASS Register
        63. 9.6.2.63 CHANNEL 4 ASSIGNED CLASS Register
        64. 9.6.2.64 AUTO CLASS CONTROL Register
        65. 9.6.2.65 CHANNEL 1 AUTO CLASS POWER Register
        66. 9.6.2.66 CHANNEL 2 AUTO CLASS POWER Register
        67. 9.6.2.67 CHANNEL 3 AUTO CLASS POWER Register
        68. 9.6.2.68 CHANNEL 4 AUTO CLASS POWER Register
        69. 9.6.2.69 ALTERNATIVE FOLDBACK Register
        70. 9.6.2.70 SRAM CONTROL Register
          1. 9.6.2.70.1 SRAM START ADDRESS (LSB) Register
          2. 9.6.2.70.2 SRAM START ADDRESS (MSB) Register
  11. 10Application and Implementation
    1. 10.1 Application Information
      1. 10.1.1 Introduction to PoE
        1. 10.1.1.1 2-Pair Versus 4-Pair Power and the New IEEE802.3bt Standard
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
        1. 10.2.2.1 Connections on Unused Channels
        2. 10.2.2.2 Power Pin Bypass Capacitors
        3. 10.2.2.3 Per Port Components
        4. 10.2.2.4 System Level Components (not Shown in the Schematic Diagrams)
      3. 10.2.3 Application Curves
  12. 11Power Supply Recommendations
    1. 11.1 VDD
    2. 11.2 VPWR
  13. 12Layout
    1. 12.1 Layout Guidelines
      1. 12.1.1 Kelvin Current Sensing Resistors
    2. 12.2 Layout Example
      1. 12.2.1 Component Placement and Routing Guidelines
        1. 12.2.1.1 Power Pin Bypass Capacitors
        2. 12.2.1.2 Per-Port Components
  14. 13Device and Documentation Support
    1. 13.1 Documentation Support
      1. 13.1.1 Related Documentation
    2. 13.2 Receiving Notification of Documentation Updates
    3. 13.3 Support Resources
    4. 13.4 Trademarks
    5. 13.5 Electrostatic Discharge Caution
    6. 13.6 Glossary
  15. 14Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Power Allocation and Power Demotion

The Power Allocation settings in register 0x29 sets the maximum power level a port powers on. Settings for each Class level from 2-pair 4 W (Class 1) up to 4-pair 90 W (Class 8) have been provided to maximize system design flexibility.

Note:

The Power Allocation settings in register 0x29 do not set the power limit for a given port. The port and channel power limiting is configured with the 2P (registers 0x1E- x 21) and 4P (0x2A - x2B) policing registers.

During a turn-on attempt, if a PD presents a classification level greater than the power allocation setting for a port, the TPS23881 limits the number of classification fingers presented to the PD prior to turn on based on the power allocation settings in register 0x29. This behavior is called Power Demotion as it is the number of fingers presented to the PD that sets the maximum level of power the PD is allowed to draw before the PSE is allowed to disable it.

Note:

The IEEE 802.3 standard requires PDs that are power demoted by a PSE to limit their total power draw below the Type/class level set by the number of fingers presented by the PSE during mutual identification.

Power Demotion on a port is limited to the Type boundaries as the only means of communication from the PSE to the PD is the number of classification fingers prior to turn on.

  • 1 finger = 15.4 W, 3 fingers = 30 W, 4 fingers = 60 W, and 5 fingers = 90W

Table 9-2 Single Signature PD Power Demotion Table
Power Allocation
Register 0x29
Assigned Class Value (based on the PD connected at the port)
Class 3 PDClass 4 PDClass 5 PDClass 6 PDClass 7 PDClass 8 PD
4-Pair 15WClass 3Class 3Class 3Class 3Class 3Class 3
4-Pair 30WClass 3Class 4Class 4Class 4Class 4Class 4
4-Pair 45WClass 3Class 4Class 5Class 4Class 4Class 4
4-Pair 60WClass 3Class 4Class 5Class 6Class 6Class 6
4-Pair 75WClass 3Class 4Class 5Class 6Class 7Class 6
4-Pair 90WClass 3Class 4Class 5Class 6Class 7Class 8
Table 9-3 Dual Signature PD Power Demotion Table
Power Allocation
Register 0x29
Assigned Class Value (based on the PD connected at the port)
Class 3D PDClass 4D PDClass 5D PD
Odd Channel (Primary)Even Channel (Secondary)Odd Channel (Primary)Even Channel (Secondary)Odd Channel (Primary)Even Channel (Secondary)
4-Pair 15WClass 3Insufficient PowerClass 3Insufficient PowerClass 3Insufficient Power
4-Pair 30WClass 3Class 3Class 4Insufficient PowerClass 4Insufficient Power
4-Pair 45WClass 3Class 3Class 4Class 3Class 4(1)Class 3(1)
4-Pair 60WClass 3Class 3Class 4Class 4Class 4(1)Class 4(1)
4-Pair 75WClass 3Class 3Class 4Class 4Class 5DClass 4
4-Pair 90WClass 3Class 3Class 4Class 4Class 5DClass 5D
To ensure IEEE 802.3bt compliance, Type-3 configured PSEs are not permitted to assign more than 30W (Class 4) of power over any individual pairset. Note: Changes were made in the SRAM release v05 to comply with this requirement.
Note:

Class "X-D" Dual Signature PDs present as Class "X" on each alterative pairset. For example: a "Class 4D" PD would present as Class 4 on both the Alterative A and Alternative B pairsets.