SLUS973A October   2009  – November 2016 TPS54290 , TPS54291 , TPS54292

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Voltage Reference
      2. 8.3.2  Oscillator
      3. 8.3.3  Input UVLO and Start-Up
      4. 8.3.4  Enable and Timed Turnon of the Outputs
      5. 8.3.5  Soft Start
      6. 8.3.6  Output Voltage Regulation
      7. 8.3.7  Inductor Selection
      8. 8.3.8  Maximum Output Capacitance
      9. 8.3.9  Feedback Loop Compensation
      10. 8.3.10 Bootstrap for N-Channel MOSFET
      11. 8.3.11 Output Overload Protection
      12. 8.3.12 Operating Near Maximum Duty Cycle
      13. 8.3.13 Dual-Supply Operation
      14. 8.3.14 Bypassing and Filtering
    4. 8.4 Device Functional Modes
      1. 8.4.1 PWM Operation
      2. 8.4.2 Standby Operation
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 TPS54291 Design Example
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1  Duty Cycle Estimation
          2. 9.2.1.2.2  Inductor Selection
          3. 9.2.1.2.3  Output Capacitor Selection
          4. 9.2.1.2.4  Input Capacitor Selection
          5. 9.2.1.2.5  Feedback
          6. 9.2.1.2.6  Compensation Components
          7. 9.2.1.2.7  Compensation Gain Setting Resistor
          8. 9.2.1.2.8  Compensation Integrator Capacitor
          9. 9.2.1.2.9  Bootstrap Capacitor
          10. 9.2.1.2.10 Power Dissipation
        3. 9.2.1.3 Application Curves
      2. 9.2.2 TPS54290 Cascaded Design Example
        1. 9.2.2.1 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 PowerPAD™ Package
    2. 11.2 Layout Examples
    3. 11.3 Overtemperature Protection and Junction Temperature Rise
    4. 11.4 Power Derating
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Related Links
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Community Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Detailed Description

Overview

The TPS5429x is a dual-output fully synchronous buck converter. Each PWM channel contains an error amplifier, current mode pulse width modulator (PWM), switching and rectifying MOSFETs, enable, and fault protection circuitry. Common to the two channels are the internal voltage regulator, voltage reference, and clock oscillator.

Functional Block Diagram

TPS54290 TPS54291 TPS54292 v09124_lus973.gif

Feature Description

Voltage Reference

The band-gap cell common to both outputs, trimmed to 800 mV. The reference voltage is 1% accurate in the temperature range from 0°C to 85°C.

Oscillator

The oscillator frequency is internally fixed at 2.4 MHz that is divided by 8/4/2 to generate the ramps for TPS5429x, respectively. The two outputs are internally configured to operate on alternating switch cycles (that is, 180° out-of-phase).

Input UVLO and Start-Up

When the voltage at the PVDD2 pin is less than 4.4 V, a portion of the internal bias circuitry is operational, and all other functions are held OFF. All of the internal MOSFETs are also held OFF. When the PVDD2 voltage rises above the UVLO turnon threshold, the state of the enable pins determines the remainder of the internal start-up sequence. If either output is enabled (ENx pulled low), the BP regulator turns on, charging the BP capacitor with a 20-mA current. When the BP pin is greater than 4 V, PWM is enabled and soft start commences.

NOTE

The internal regulator and control circuitry are powered from PVDD2. The voltage on PVDD1 may be higher or lower than PVDD2.

Enable and Timed Turnon of the Outputs

Each output has a dedicated (active low) enable pin. If left floating, an internal current source pulls the pin to PVDD2. By grounding, or by pulling the ENx pin to below approximately 1.25 V with an external circuit, the associated output is enabled and soft start is initiated.

If both enable pins are left in the high state, the device operates in a shutdown mode, where the BP regulator shuts down and minimal house keeping functions are active. The total standby current from both PVDD pins is 80 µA at 12-V input supply.

An R-C connect to an ENx pin may be used to delay the turnon of the associated output after power is applied to PVDDx (see Figure 11). After power is applied to PVDD2, the voltage on the ENx pin slowly decays towards ground. Once the voltage decays to approximately 1.25 V, then the output is enabled and the start-up sequence begins. If it is desired to enable the outputs of the device immediately upon the application of power to the PVDD2 pin, then omit these two components and tie the ENx pin to GND directly.

If an R-C circuit is used to delay the turnon of the output, the resistor value must be an order of magnitude less than 1.25 V / 10 µA or 120 kΩ. A suggested value is 51 kΩ. This allows the ENx voltage to decay below the 1.25-V threshold while the 10-µA bias current flows.

The time to start (after the application of PVDD2) is Equation 1.

Equation 1. TPS54290 TPS54291 TPS54292 q_tstart_lus973.gif

where

  • R and C are the timing components
  • VTH is the 1.25-V enable threshold voltage
  • IEN is the 10-µA maximum enable pin biasing current

Figure 11 and Figure 12 illustrate startup delay with an R-C filter on the enable pin(s).

TPS54290 TPS54291 TPS54292 V09125_lus973.gif Figure 11. Start-Up Delay Schematic
TPS54290 TPS54291 TPS54292 v09126_lus973.gif Figure 12. Start-Up Delay Timing Diagram

NOTE

If delayed output voltage start-up is not necessary, simply connect EN1 and EN2 to GND. This allows the outputs to start immediately on the valid application of PVDD2.

If ENx is allowed to go high after the Outputx has been in regulation, the upper and lower MOSFETs shut off, and the output decays at a rate determined by the output capacitor and the load.

Soft Start

Each output has a dedicated soft-start circuit. The soft-start voltage is an internal digital reference ramp to one of the two noninverting inputs of the error amplifier. The other input is the internal precise 0.8-V reference. The total ramp time for the FB voltage to charge from 0 V to 0.8 V is about 5.2 ms, 2.6 ms, and 1.3 ms for TPS54190, TPS54191, and TPS54192, respectively. During a soft-start interval, the TPS5429x output slowly increases the voltage to the noninverting input of the error amplifier. In this way, the output voltage slowly ramps up until the voltage on the noninverting input to the error amplifier reaches the internal 0.8-V reference voltage. At that time, the voltage at the noninverting input to the error amplifier remains at the reference voltage.

During the soft-start interval, pulse-by-pulse current limiting is in effect. If an overcurrent pulse is detected, six PWM pulses is skipped to allow the inductor current to decay before another PWM pulse is applied (see Output Overload Protection). There is no pulse skipping if a current limit pulse is not detected.

If the rate of rise of the input voltage (PVDDx) is such that the input voltage is too low to support the desired regulation voltage by the time soft start completes, the output UV circuit may trip and cause a hiccup in the output voltage. In this case, use a timed delay start-up from the ENx pin to delay the start-up of the output until the PVDDx voltage has the capability of supporting the desired regulation voltage.

Output Voltage Regulation

The regulation output voltage is determined by a resistor divider connecting the output node, the FBx pin, and GND (Figure 13). The value of the output voltage is shown in Equation 2.

Equation 2. TPS54290 TPS54291 TPS54292 q_voutt_lus973.gif

where

  • VREF is the internal 0.8-V reference voltage
TPS54290 TPS54291 TPS54292 v09131_lus973.gif Figure 13. Feedback Network for Channel 1

Inductor Selection

Equation 3 calculates the inductance value so that the output ripple current falls from 20% to 40% of the full load current.

Equation 3. TPS54290 TPS54291 TPS54292 q_l_lus973.gif

Maximum Output Capacitance

With internal pulse-by-pulse current limiting and a fixed soft-start time, there is a maximum output capacitance which may be used before start-up problems begin to occur. If the output capacitance is large enough so that the device enters a current-limit protection mode during start-up, then there is a possibility that the output never reaches regulation. Instead, the TPS5429x simply shuts down and attempts a restart as if the output were short-circuited to ground. The maximum output capacitance (including bypass capacitance distributed at the load) is given by Equation 4.

Equation 4. TPS54290 TPS54291 TPS54292 q_coutmax_lus973.gif

where

  • tSS is the soft-start time
  • ILIM is the current limit level

Feedback Loop Compensation

In the feedback signal path, the output voltage setting divider is followed by an internal gM-type error amplifier with a typical transconductance of 325 µS. An external series connected R-C circuit from the gM amplifier output (COMPx pin) to ground serves as the compensation network for the converter. The signal from the error amplifier output is then buffered and combined with a slope compensation signal before it is mirrored to be referenced to the SW node. Here, it is compared with the current feedback signal to create a pulse-width-modulated (PWM) signal-fed to drive the upper MOSFET switch. A simplified equivalent circuit of the signal control path is depicted in Figure 14.

NOTE

Noise coupling from the SWx node to internal circuitry of BOOTx may impact narrow pulse width operation, especially at load currents less than 1 A.

TPS54290 TPS54291 TPS54292 v09128_lus973.gif Figure 14. Feedback Loop Equivalent Circuit

A more conventional small-signal equivalent block diagram is shown in Figure 15. Here, the full closed-loop signal path is shown. Because the TPS5429x contains internal slope compensation, the external L-C filter must be selected appropriately so that the resulting control loop meets criteria for stability.

TPS54290 TPS54291 TPS54292 smsig_lus973.gif Figure 15. Small Signal Equivalent Block Diagram

To determine the components necessary for compensating the feedback loop, the controller frequency response characteristics must be understood and the desired crossover frequency selected. The best results are obtained if 10% of the switching frequency is used as this closed-loop crossover frequency. In some cases, up to 20% of the switching frequency is also possible.

With the output filter components selected, the next step is to calculate the DC gain of the modulator. For TPS5429x, use Equation 5.

Equation 5. TPS54290 TPS54291 TPS54292 q_fm_lus973.gif

where

  • K = 5.6 ×105 for TPS54290
  • K = 1.5 × 106 for TPS54291
  • K = 3.6 × 106 for TPS54292

The overall DC gain of the converter control-to-output transfer function is approximated by Equation 6.

Equation 6. TPS54290 TPS54291 TPS54292 q_fc_lus973.gif

The next step is to find the desired gain of the error amplifier at the desired crossover frequency. Assuming a single-pole roll-off, use Equation 6 to evaluate Equation 7 at the desired crossover frequency.

Equation 7. TPS54290 TPS54291 TPS54292 q_kea_lus973.gif

where

  • ƒCO is the desired crossover frequency
TPS54290 TPS54291 TPS54292 v09129_lus973.gif Figure 16. Loop Compensation Network

If operating at wide duty cycles (over 50%), a capacitor may be necessary across the upper resistor of the voltage setting divider (see Equation 8). If duty cycles are less than 50%, this capacitor may be omitted.

Equation 8. TPS54290 TPS54291 TPS54292 q_c1_lus973.gif

If a high-ESR capacitor is used in the output filter, a zero appears in the loop response that could lead to instability (see Equation 9). To compensate, a small capacitor is placed in parallel with the lower voltage setting divider resistor. The value of the capacitor is determined such that a pole is placed at the same frequency as the ESR zero. If low-ESR capacitors are used, this capacitor may be omitted.

Equation 9. TPS54290 TPS54291 TPS54292 q_c2_lus973.gif

Next, calculate the value of the error amplifier gain setting resistor and capacitor using Equation 10 and Equation 11.

Equation 10. TPS54290 TPS54291 TPS54292 q_rcomp_lus973.gif
Equation 11. TPS54290 TPS54291 TPS54292 q_ccomp_lus973.gif

where

  • TPS54290 TPS54291 TPS54292 q_fpole_lus973.gif

NOTE

When the filter and compensation component values have been established, laboratory measurements of the physical design must be performed to confirm converter stability.

Bootstrap for N-Channel MOSFET

A bootstrap circuit provides a voltage source higher than the input voltage and of sufficient energy to fully enhance the switching MOSFET each switching cycle. The PWM duty cycle is limited to maximum (that is, 90% for TPS54291) allowing an external bootstrap capacitor to charge through an internal synchronous switch (between BP and BOOTx) during every cycle. When the PWM switch is commanded to turn on, the energy used to drive the MOSFET gate is derived from the voltage on this capacitor.

Because this is a charge transfer circuit, take care in selecting the value of the bootstrap capacitor. It must be sized such that the energy stored in the capacitor on a per cycle basis is greater than the gate charge requirement of the MOSFET being used. Typically a ceramic capacitor with a value from 22 nF to 68 nF is selected for the bootstrap capacitor.

Output Overload Protection

In the event of an overcurrent on either output after the output reaches regulation, pulse-by-pulse current limit is in effect for that output. In addition, an output undervoltage (UV) comparator monitors the FBx voltage (which follows the output voltage) to declare a fault if the output drops below 85% of regulation. During this fault condition, both PWM outputs are disabled. This ensures that both outputs discharge to GND, in the event that overcurrent is on one output while the other is not loaded. The converter enters a hiccup mode timeout before attempting to restart.

If an overcurrent condition exists during soft start, pulse-by-pulse current limiting reduces the pulse width of the affected output’s PWM. In addition, if an overcurrent pulse is detected, six clock cycles are skipped before a next PWM pulse is enabled, effectively dividing the PWM frequency by six and preventing excessive current build up in the inductor. At the end of the soft-start time, a UV fault is declared and the operation is the same as described above.

The overcurrent threshold for Output1 and Output2 are set nominally 2.2 A and 3.8 A, respectively.

NOTE

Design hint: The OCP Threshold refers to the peak current in the internal switch. Be sure to add the 1/2 of the peak inductor ripple current to the DC load current in determining how close the actual operating point is to the OCP Threshold.

Operating Near Maximum Duty Cycle

If the TPS5429x is operated at maximum duty cycle, and if the input voltage is insufficient to support the output voltage (at full load or during a load current transient) then there is a possibility that the output voltage falls from regulation and trip the output UV comparator. If this must occur, the TPS5429x protection circuitry declares a fault and enters hiccup mode.

NOTE

Design hint: Ensure that under ALL conditions of line and load regulation that there is sufficient duty cycle to maintain output voltage regulation.

Dual-Supply Operation

It is possible to operate a TPS5429x from two supply voltages. If this application is desired, then the sequencing of the supplies must be such that PVDD2 is above the UVLO voltage before PVDD1 begins to rise. This is to ensure the internal regulator and the control circuitry is in operation before PVDD1 supplies energy to the output. In addition, Output1 must be held in the disabled state (EN1 high) until there is sufficient voltage on PVDD1 to support Output1 in regulation (see Operating Near Maximum Duty Cycle).

The preferred sequence of events follows:

  1. PVDD2 rises above the input UVLO voltage
  2. PVDD1 rises with Output1 disabled until PVDD1 rises above level to support Output1 regulation

With the two conditions above satisfied, there is no restriction on PVDD2 to be greater than, or less than PVDD1.

NOTE

Design hint: An R-C delay on EN1 may be used to delay the start-up of Output1 for a long enough period of time to ensure PVDD1 can support Output1 load.

Bypassing and Filtering

As with any integrated circuit, supply bypassing is important for jitter-free operation. To improve the noise immunity of the converter, ceramic bypass capacitors must be placed as close to the package as possible.

  • PVDD1 to GND: Use a 10-µF ceramic capacitor
  • PVDD2 to GND: Use a 10-µF ceramic capacitor
  • BP to GND: Use a 4.7-µF ceramic capacitor

Device Functional Modes

PWM Operation

TPS5429X is a dual-channel synchronous buck converter. Normal operation occurs when VIN is above 4.5 V and the EN1 and EN2 pins pulled low to enable the device.

Standby Operation

TPS5429X can be placed in standby when the EN1 and EN2 pins are set high, disabling the device.