SBVS074M january   2007  – april 2023

PRODUCTION DATA  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics: Other Orderable Devices (non-M3 Suffix)
    6. 6.6  Electrical Characteristics: Orderable Device with M3 suffix
    7. 6.7  Typical Characteristics: IOUT = 50 mA
    8. 6.8  Typical Characteristics: IOUT = 1 A
    9. 6.9  Typical Characteristics: IOUT = 50 mA (M3 Suffix)
    10. 6.10 Typical Characteristics: IOUT = 1 A (M3 Suffix)
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Enable/Shutdown
      2. 7.3.2 Power Good
      3. 7.3.3 Internal Current Limit
      4. 7.3.4 Thermal Protection
    4. 7.4 Device Functional Modes
      1. 7.4.1 Normal Operation
      2. 7.4.2 Dropout Operation
      3. 7.4.3 Disabled
    5. 7.5 Programming
      1. 7.5.1 Programmable Soft-Start
      2. 7.5.2 Sequencing Requirements
  8. Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Adjusting the Output Voltage
      2. 8.1.2 Input, Output, and Bias Capacitor Requirements
      3. 8.1.3 Transient Response
      4. 8.1.4 Dropout Voltage
      5. 8.1.5 Output Noise
    2. 8.2 Typical Applications
      1. 8.2.1 FPGA I/O Supply at 1.5 V With a Bias Rail
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curves
      2. 8.2.2 FPGA I/O Supply at 1.5 V Without a Bias Rail
        1. 8.2.2.1 Design Requirements
        2. 8.2.2.2 Detailed Design Procedure
        3. 8.2.2.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
        1. 8.4.1.1 Estimating Junction Temperature
      2. 8.4.2 Layout Example
  9. Device and Documentation Support
    1. 9.1 Device Support
      1. 9.1.1 Development Support
        1. 9.1.1.1 Evaluation Modules
        2. 9.1.1.2 Spice Models
    2. 9.2 Documentation Support
      1. 9.2.1 Related Documentation
    3. 9.3 Receiving Notification of Documentation Updates
    4. 9.4 Support Resources
    5. 9.5 Trademarks
    6. 9.6 Electrostatic Discharge Caution
    7. 9.7 Glossary
  10. 10Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Typical Characteristics: IOUT = 50 mA

at TJ = 25°C, VIN = VOUT(nom) + 0.3 V, VBIAS = 5 V, IOUT = 50 mA, VEN = VIN, CIN = 1 μF, CBIAS = 4.7 μF, and COUT = 10 μF (unless otherwise noted)

GUID-B39BB98F-5FE4-4A2C-8C65-80B9AEC1ADE4-low.gif
 
Figure 6-1 VIN Line Regulation
GUID-AD458B4E-CDE0-462D-BC54-F737A1B31D19-low.gif
 
Figure 6-3 Load Regulation
GUID-467A4A08-EF21-40D7-88D8-E45915341CBA-low.gif
 
Figure 6-5 VIN Dropout Voltage vs IOUT and Temperature (TJ)
GUID-BEA22D69-8AD1-4C16-9FAA-0100AC71EE94-low.gif
 
Figure 6-7 VIN Dropout Voltage vs (VBIAS – VOUT) and Temperature (TJ)
GUID-38368144-E00D-4BB4-A139-B1C322D48FE6-low.gif
 
Figure 6-9 VBIAS PSRR vs Frequency
GUID-12BC67F6-C795-44DE-BD31-C1A133C86753-low.gif
 
Figure 6-11 VIN PSRR vs (VIN – VOUT)
GUID-60C4966C-BC03-4A8E-8C42-3F24462DCB5A-low.gif
 
Figure 6-13 BIAS Pin Current vs Output Current and Temperature (TJ)
GUID-B1370531-2C63-480E-884E-D02D5FF155FE-low.gif
Figure 6-15 Soft-Start Charging Current (ISS) vs Temperature (TJ)
GUID-E061FE52-EA84-44F7-A227-A5CB072910BC-low.gif
Figure 6-17 Current Limit vs (VBIAS – VOUT)
GUID-68D5E5CB-8626-47B1-9BCC-73C71D09FA46-low.gif
 
Figure 6-2 VBIAS Line Regulation
GUID-58CA65F1-E3E1-45D3-99FC-5AC6C0AC0B27-low.gif
 
Figure 6-4 Load Regulation at Light Load
GUID-88B879B7-31F7-43E9-867B-CCB10BA788B7-low.gif
 
Figure 6-6 VIN Dropout Voltage vs (VBIAS – VOUT) and Temperature (TJ)
GUID-CB8663A2-681B-419D-905C-E09F7C51F3B0-low.gif
 
Figure 6-8 VBIAS Dropout Voltage vs IOUT and Temperature (TJ)
GUID-90EA3BDF-5642-4A47-BFED-8823DC3F6B6C-low.gif
 
Figure 6-10 VIN PSRR vs Frequency
GUID-47BB69B9-17E0-4728-BBAD-FAE12CF34FBD-low.gif
 
Figure 6-12 Noise Spectral Density
GUID-61DD705B-E18E-4EF9-A731-E836016AC5DB-low.gif
 
Figure 6-14 BIAS Pin Current vs VBIAS and Temperature (TJ)
GUID-E0359FE0-20B4-4AE9-A965-32A238403B89-low.gif
Figure 6-16 Low-Level PG Voltage vs Current