SLUSAK9B September   2011  – April 2015

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Description (continued)
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. Parameter Measurement Information
  9. Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1  Adapter Detect and ACOK Output
      2. 9.3.2  Adapter Overvoltage (ACOVP)
      3. 9.3.3  System Power Selection
      4. 9.3.4  Automatic Internal Soft-Start Charger Current
      5. 9.3.5  Converter Operation
      6. 9.3.6  Input Overcurrent Protection (ACOC)
      7. 9.3.7  Charge Overcurrent Protection (CHGOCP)
      8. 9.3.8  Battery Overvoltage Protection (BATOVP)
      9. 9.3.9  Battery Shorted to Ground (BATLOWV)
      10. 9.3.10 Thermal Shutdown Protection (TSHUT)
      11. 9.3.11 Inductor Short, MOSFET Short Protection
    4. 9.4 Device Functional Modes
      1. 9.4.1 Enable and Disable Charging
      2. 9.4.2 Continuous Conduction Mode (CCM)
      3. 9.4.3 Discontinuous Conduction Mode (DCM)
    5. 9.5 Programming
      1. 9.5.1 SMBus Interface
      2. 9.5.2 Battery LEARN Cycle
      3. 9.5.3 Charge Time-out
      4. 9.5.4 High-Accuracy Current-Sense Amplifier
      5. 9.5.5 EMI Switching Frequency Adjust
    6. 9.6 Register Maps
      1. 9.6.1 Battery-Charger Commands
      2. 9.6.2 Setting Charger Options
      3. 9.6.3 Charge Options Register [reset = 0x12H]
      4. 9.6.4 Setting the Charge Current
      5. 9.6.5 Setting the Charge Voltage
      6. 9.6.6 Setting Input Current
      7. 9.6.7 Support Turbo Boost Function
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
        1. 10.2.2.1 Negative Output Voltage Protection
        2. 10.2.2.2 Reverse Input Voltage Protection
        3. 10.2.2.3 Reduce Battery Quiescent Current
        4. 10.2.2.4 Inductor Selection
        5. 10.2.2.5 Input Capacitor
        6. 10.2.2.6 Output Capacitor
        7. 10.2.2.7 Power MOSFETs Selection
        8. 10.2.2.8 Input Filter Design
        9. 10.2.2.9 bq24735 Design Guideline
      3. 10.2.3 Application Curves
    3. 10.3 System Examples
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Third-Party Products Disclaimer
    2. 13.2 Documentation Support
      1. 13.2.1 Related Documentation
    3. 13.3 Trademarks
    4. 13.4 Electrostatic Discharge Caution
    5. 13.5 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

12 Layout

12.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high-frequency current path loop (see Figure 25) is important to prevent electrical and magnetic field radiation and high-frequency resonant problems. The following procedure shows a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

  1. Place the input capacitor as close as possible to the supply and ground connections of the switching MOSFET and use shortest copper trace connection. These parts should be placed on the same layer of PCB instead of on different layers and using vias to make this connection.
  2. The IC should be placed close to the gate terminals of the switching MOSFET and keep the gate drive signal traces short for a clean MOSFET drive. The IC can be placed on the other side of the PCB of switching MOSFETs.
  3. Place the inductor input terminal as close as possible to the output terminal of the switching MOSFET. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
  4. Place the charging current-sensing resistor right next to the inductor output. Route the sense leads connected across the sensing resistor back to the IC in same layer, close to each other (minimize loop area) and do not route the sense leads through a high-current path (see Figure 26 for Kelvin connection for best current accuracy). Place the decoupling capacitor on these traces next to the IC.
  5. Place the output capacitor next to the sensing resistor output and ground
  6. Output capacitor ground connections must be tied to the same copper that connects to the input capacitor ground before connecting to system ground.
  7. Use a single ground connection to tie charger power ground to charger analog ground. Use analog ground copper pour just beneath the IC, but avoid power pins to reduce inductive and capacitive noise coupling.
  8. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together, using power pad as the single ground connection point, or using a 0-Ω resistor to tie analog ground to power ground (power pad should tie to analog ground in this case if possible).
  9. Place the decoupling capacitors next to the IC pins and make trace connection as short as possible.
  10. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
  11. The via size and number should be enough for a given current path.

See the EVM design for the recommended component placement with trace and via locations. For the QFN information, see SCBA017 and SLUA271.

To prevent unintentional charger shut down in normal operation, MOSFET RDS(on) selection and PCB layout is very important. Figure 23 shows a improvement PCB layout example and its equivalent circuit. In this layout, the system current path and charger input current path is not separated, as a result, the system current causes voltage drop in the PCB copper and is sensed by the IC. The worst layout is when a system current pull point is after charger input; as a result all system current voltage drops are counted into overcurrent protection comparator. The worst case for IC is when the total system current and charger input current sum equals the DPM current. When the system pulls more current, the charger IC tries to regulate the RAC current as a constant current by reducing the charging current.

bq24735 PCB_layout_lusa79.gifFigure 23. Improvement PCB Layout Example

Figure 24 shows the optimized PCB layout example. The system current path and charge input current path is separated, and as a result, the IC only senses charger input current caused PCB voltage drop and minimized the possibility of unintentional charger shutdown in normal operation. This also makes PCB layout easier for high system current application.

bq24735 opti_PCB_lusa79.gifFigure 24. Optimized PCB Layout Example

The total voltage drop sensed by IC can be expressed as the following equation:

Equation 15. Vtop = RAC x IDPM + RPCB x (ICHRGIN + (IDPM - ICHRGIN) x k) + RDS(on) x IPEAK

where

  • RAC is the AC adapter current sensing resistance.
  • IDPM is the DPM current set point.
  • RPCB is the PCB trace equivalent resistance.
  • ICHRGIN is the charger input current.
  • k is the PCB factor.
  • RDS(on) is the high-side MOSFET turnon resistance.
  • IPEAK is the peak current of inductor.

Here, the PCB factor k = 0 means the best layout shown in Figure 24, where the PCB trace only goes through charger input current, while k = 1 means the worst layout shown in Figure 23, where the PCB trace goes through all the DPM current. The total voltage drop must below the high-side short-circuit protection threshold to prevent unintentional charger shutdown in normal operation.

The low-side MOSFET short circuit voltage drop threshold can be adjusted through SMBus command. ChargeOption() bit [7] =0, 1 sets the low-side threshold, 135 mV and 230 mV, respectively. The high-side MOSFET short circuit voltage drop threshold can be adjusted through SMBus command. ChargeOption() bit [8] = 0, 1 disables the function and set the threshold, 750 mV, respectively. For a fixed PCB layout, host should set proper short-circuit protection threshold level to prevent unintentional charger shutdown in normal operation.

12.2 Layout Example

bq24735 hi_f_path_lusa79.gifFigure 25. High-Frequency Current Path
bq24735 sens_res_layout_lusa79.gifFigure 26. Sensing Resistor PCB Layout