JAJSEZ9L march   2018  – august 2023 BQ77915

PRODUCTION DATA  

  1.   1
  2. 特長
  3. アプリケーション
  4. 概要
  5. Revision History
  6. 概要 (続き)
  7. Device Comparison Table
  8. Pin Configuration and Functions
  9. Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Typical Characteristics
  10. Detailed Description
    1. 9.1 Overview
      1. 9.1.1 Device Functionality Summary
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1  Protection Summary
      2. 9.3.2  Fault Operation
        1. 9.3.2.1  Operation in OV
        2. 9.3.2.2  Operation in UV
        3. 9.3.2.3  Operation in OW
        4. 9.3.2.4  Operation in OCD1
        5. 9.3.2.5  Operation in OCD2
        6. 9.3.2.6  Programming the OCD1/2 Delay Using the OCDP Pin
        7. 9.3.2.7  Operation in SCD
        8. 9.3.2.8  Operation in OCC
        9. 9.3.2.9  Overcurrent Recovery Timer
        10. 9.3.2.10 Load Detection and Load Removal Detection
        11. 9.3.2.11 Operation in OTC
        12. 9.3.2.12 Operation in OTD
        13. 9.3.2.13 Operation in UTC
        14. 9.3.2.14 Operation in UTD
      3. 9.3.3  Protection Response and Recovery Summary
      4. 9.3.4  Cell Balancing
      5. 9.3.5  HIBERNATE Mode Operation
      6. 9.3.6  Configuration CRC Check and Comparator Built-In-Self-Test
      7. 9.3.7  Fault Detection Method
        1. 9.3.7.1 Filtered Fault Detection
      8. 9.3.8  State Comparator
      9. 9.3.9  DSG FET Driver Operation
      10. 9.3.10 CHG FET Driver Operation
      11. 9.3.11 External Override of CHG and DSG Drivers
      12. 9.3.12 Configuring 3-Series, 4-Series, or 5-Series Modes
      13. 9.3.13 Stacking Implementations
      14. 9.3.14 Zero-Volt Battery Charging Inhibition
    4. 9.4 Device Functional Modes
      1. 9.4.1 Power Modes
        1. 9.4.1.1 Power On Reset (POR)
        2. 9.4.1.2 NORMAL Mode
        3. 9.4.1.3 FAULT Mode
        4. 9.4.1.4 HIBERNATE Mode
        5. 9.4.1.5 SHUTDOWN Mode
        6. 9.4.1.6 Customer Fast Production Test Modes
  11. 10Application and Implementation
    1. 10.1 Application Information
      1. 10.1.1 Recommended System Implementation
        1. 10.1.1.1 CHG and DSG FET Rise and Fall Time
        2. 10.1.1.2 Protecting CHG and LD
        3. 10.1.1.3 Protecting the CHG FET
        4. 10.1.1.4 Using Load Detect for UV Fault Recovery
        5. 10.1.1.5 Temperature Protection
        6. 10.1.1.6 Adding RC Filters to the Sense Resistor
        7. 10.1.1.7 Using the State Comparator in an Application
          1. 10.1.1.7.1 Examples
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
        1. 10.2.2.1 Design Example
      3. 10.2.3 Application Curves
  12. 11Power Supply Recommendations
  13. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  14. 13Device and Documentation Support
    1. 13.1 サード・パーティ製品に関する免責事項
    2. 13.2 Documentation Support
      1. 13.2.1 Related Documentation
    3. 13.3 ドキュメントの更新通知を受け取る方法
    4. 13.4 サポート・リソース
    5. 13.5 Trademarks
    6. 13.6 静電気放電に関する注意事項
    7. 13.7 用語集
  15. 14Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Design Requirements

For this design example, use the parameters shown in Table 10-1.

Table 10-1 Design Parameters
PARAMETERDESCRIPTIONVALUES
RINCell voltage sensing (VCx pins) filter resistor. System designers should change this parameter to adjust the cell balance current.1 kΩ ±5%
CINCell voltage sensing (VCx pins) filter capacitor0.1 µF ±10%
RVDDSupply voltage filter resistor1 kΩ ±5%
CVDDSupply voltage filter capacitor1 µF ±20%
RSCurrent sensing input filter resistor100 Ω ±5%
CSCurrent sensing input filter capacitor0.1 µF ±10%
RTSNTC thermistor103AT, 10 kΩ ±3%
RTS_PUThermistor pullup resistor to VTB pin, assuming using 103AT NTC or NTC with similar resistance-temperature characteristic10 kΩ ±1%
RGS_CHGCHG FET gate-source resistorLoad removal is enabled for UV recovery.3.3 MΩ ±5%
Load removal is disabled for UV recovery.1 MΩ ±5%
RGS_DSGDSG FET gate-source resistor1 MΩ ±5%
RCHGCHG gate resistorSystem designers should adjust this parameter to meet the desired FET rise/fall time.1 kΩ ±5%
If additional components are used to protect the CHG FET and/or to enable load removal detection for UV recovery1 MΩ ±5%
RDSGDSG gate resistor. System designers should adjust this parameter to meet the desired FET rise/fall time.4.5 kΩ ±5%
RCTRC and RCTRDCTRC and CTRD current limit resistor10 MΩ ±5%
RHIBPRES pullup resistor for NORMAL mode10 kΩ ±5%
ROCDOCDP discharge overcurrent protection delay pulldown resistor. System designers should change this parameter for the desired delay.100 kΩ ±1%
RCBCBI pulldown resistor between stacked devices to enable balancing10 kΩ ±5%
RLDLD resistor for load removal detection450 KΩ ±5%
RSNSCurrent sense resistor for current protection. System designers should change this parameter according to the application current protection requirement.1 mΩ ±1%