SLASEB8C February   2016  – November 2016 DAC6551-Q1 , DAC8551-Q1

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Switching Characteristics
    8. 6.8 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 DAC Section
        1. 7.3.1.1 Resistor String
        2. 7.3.1.2 Output Amplifier
      2. 7.3.2 Power-On Reset
    4. 7.4 Device Functional Modes
      1. 7.4.1 Power-Down Modes
    5. 7.5 Programming
      1. 7.5.1 SYNC Interrupt
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Applications
      1. 8.2.1 Loop-Powered 2-Wire 4-mA to 20-mA Transmitter With XTR116
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curves
      2. 8.2.2 Bipolar Operation Using the DAC8551-Q1 Device
      3. 8.2.3 Using the REF02 As a Power Supply for the DACx551-Q1
    3. 8.3 System Examples
      1. 8.3.1 Interface From the DACx551-Q1 to 8051
      2. 8.3.2 Interface From the DACx551-Q1 to Microwire
      3. 8.3.3 Interface From the DACx551-Q1 to 68HC11
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Receiving Notification of Documentation Updates
    3. 11.3 Community Resources
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The DAC8551-Q1 and DAC6551-Q1 devices are AEC-Q100 qualified, low-power, ultralow-glitch, 16-bit and 12-bit DACs, respectively. The wide temperature range, low-power consumption and very low glitch of the devices make them a great choice for automotive applications such as radar and sensor conditioning.

Typical Applications

Loop-Powered 2-Wire 4-mA to 20-mA Transmitter With XTR116

DAC8551-Q1 DAC6551-Q1 app-schem_SLASEB8.gif Figure 33. Loop-Powered Transmitter

Design Requirements

This design is commonly referred to as a loop-powered, or 2-wire, 4 mA to 20 mA transmitter. The transmitter has only two external input terminals: a supply connection and an output, or return, connection. The transmitter communicates back to its host, typically a PLC analog input module, by precisely controlling the magnitude of its return current. In order to conform to the 4 mA to 20 mA communication standard, the complete transmitter must consume less than 4 mA of current. The DAC8551-Q1 device enables the accurate control of the loop current from 4 mA to 20 mA in 16-bit steps.

Detailed Design Procedure

Although it is possible to recreate the loop-powered circuit using discrete components, the XTR116 provides simplicity and improved performance due to the matched internal resistors. The output current can be modified if necessary by looking using Equation 2.

Equation 2. DAC8551-Q1 DAC6551-Q1 eq02-Iout_SLASEB8.gif

For more details of this application, see 2-wire, 4-20mA Transmitter, EMC/EMI Tested Reference Design (TIDUAO7). It covers in detail the design of this circuit as well as how to protect it from EMC/EMI tests.

Application Curves

Total unadjusted error (TUE) is a good estimate for the performance of the output as shown in Figure 34. The linearity of the output or INL is in Figure 35.

DAC8551-Q1 DAC6551-Q1 D001_SLASEB8.gif Figure 34. Total Unadjusted Error
DAC8551-Q1 DAC6551-Q1 D002_SLASEB8.gif Figure 35. Integral Nonlineareity

Bipolar Operation Using the DAC8551-Q1 Device

The DAC8551-Q1 device has been designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 36. The circuit shown gives an output voltage range of ±VREF. Rail-to-rail operation at the amplifier output is achievable using an OPA703 as the output amplifier.

DAC8551-Q1 DAC6551-Q1 ai_bipolar_SLASEB8.gif Figure 36. Bipolar Output Range

The output voltage for any input code can be calculated as follows:

Equation 3. DAC8551-Q1 DAC6551-Q1 q_vo1_las429.gif

where D represents the input code in decimal (0–65,535)

with VREF = 5V, R1 = R2 = 10 kΩ.

Equation 4. DAC8551-Q1 DAC6551-Q1 q_vo2_las429.gif

Using this example, an output voltage range of ±5 V with 0000h corresponding to a –5 V output and FFFFh corresponding to a 5 V output can be achieved. Similarly, using VREF = 2.5 V, a ±2.5 V output voltage range can be achieved.

Using the REF02 As a Power Supply for the DACx551-Q1

Due to the extremely low supply current required by the DACx551-Q1, an alternative option is to use a precision reference such as the REF02 device to supply the required voltage to the device, as illustrated in Figure 37.

DAC8551-Q1 DAC6551-Q1 ai_ref02_ps_SLASEB8.gif Figure 37. REF02 As a Power Supply to the DACx551-Q1

This configuration is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5 V. The REF02 device outputs a steady supply voltage for the device. If the REF02 device is used, the current it must supply to the device is 200 μA. This configuration is with no load on the output of the DAC. When a DAC output is loaded, the REF02 also must supply the current to the load.

The total current required (with a 5 kΩ load on the DAC output) is:

Equation 5. DAC8551-Q1 DAC6551-Q1 q_200ua_las429.gif

The load regulation of the REF02 is typically 0.005%/mA, resulting in an error of 299 μV for the 1.2 mA current drawn from it. This value corresponds to a 3.9 LSB error.

System Examples

Interface From the DACx551-Q1 to 8051

See Figure 38 for a serial interface between the DACx551-Q1 and a typical 8051-type microcontroller. The setup for the interface is as follows: TXD of the 8051 drives SCLK of the DACx551-Q1, whereas RXD drives the serial data line of the device. The SYNC signal is derived from a bit-programmable pin on the port of the 8051. In this case, port line P3.3 is used. When data are to be transmitted to the DACx551-Q1, P3.3 is taken low. The 8051 transmits data in 8-bit bytes; thus, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left low after the first eight bits are transmitted, then a second write cycle is initiated to transmit the second byte of data. P3.3 is taken high following the completion of the third write cycle. The 8051 outputs the serial data in a format that has the LSB first. The DACx551-Q1 requires data with the MSB as the first bit received. Therefore, the 8051 transmit routine must take this into account, and mirror the data as needed.

DAC8551-Q1 DAC6551-Q1 too_80c51_SLASEB8.gif Figure 38. Interface From the DACx551-Q1 to 80C51 or 80L51

Interface From the DACx551-Q1 to Microwire

Figure 39 shows an interface between the DACx551-Q1 and any Microwire-compatible device. Serial data are shifted out on the falling edge of the serial clock and is clocked into the DACx551-Q1 on the rising edge of the SK signal.

DAC8551-Q1 DAC6551-Q1 too_micro_SLASEB8.gif Figure 39. Interface From the DACx551-Q1 to Microwire

Interface From the DACx551-Q1 to 68HC11

Figure 40 shows a serial interface between the DACx551-Q1 and the 68HC11 microcontroller. SCK of the 68HC11 drives SCLK of the DACx551-Q1, whereas the MOSI output drives the serial data line of the DAC. The SYNC signal is derived from a port line (PC7), similar to the 8051 diagram.

DAC8551-Q1 DAC6551-Q1 too_68hc11_SLASEB8.gif Figure 40. Interface From the DACx551-Q1 to 68HC11

The 68HC11 should be configured so that its CPOL bit is 0 and its CPHA bit is 1. This configuration causes data appearing on the MOSI output to be valid on the falling edge of SCK. When data are being transmitted to the DAC, the SYNC line is held low (PC7). Serial data from the 68HC11 are transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. (Data are transmitted MSB first.) In order to load data to the DACx551-Q1, PC7 is left low after the first eight bits are transferred, then a second and third serial write operation are performed to the DAC. PC7 is taken high at the end of this procedure.