JAJSP82A March   2023  – March 2024 DLP781TE

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  Storage Conditions
    3. 5.3  ESD Ratings
    4. 5.4  Recommended Operating Conditions
    5.     11
    6. 5.5  Thermal Information
    7. 5.6  Electrical Characteristics
    8. 5.7  Timing Requirements
    9.     15
    10. 5.8  System Mounting Interface Loads
    11.     17
    12. 5.9  Micromirror Array Physical Characteristics
    13.     19
    14. 5.10 Micromirror Array Optical Characteristics
    15.     21
    16. 5.11 Window Characteristics
    17. 5.12 Chipset Component Usage Specification
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Power Interface
      2. 6.3.2 Timing
    4. 6.4 Device Functional Modes
    5. 6.5 Optical Interface and System Image Quality Considerations
      1. 6.5.1 Numerical Aperture and Stray Light Control
      2. 6.5.2 Pupil Match
      3. 6.5.3 Illumination Overfill
    6. 6.6 Micromirror Array Temperature Calculation
    7. 6.7 Micromirror Power Density Calculation
    8. 6.8 Window Aperture Illumination Overfill Calculation
    9. 6.9 Micromirror Landed-On/Landed-Off Duty Cycle
      1. 6.9.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle
      2. 6.9.2 Landed Duty Cycle and Useful Life of the DMD
      3. 6.9.3 Landed Duty Cycle and Operational DMD Temperature
      4. 6.9.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
      3. 7.2.3 Application Curve
    3. 7.3 Temperature Sensor Diode
    4. 7.4 Power Supply Recommendations
      1. 7.4.1 DMD Power Supply Requirements
      2. 7.4.2 DMD Power Supply Power-Up Procedure
      3. 7.4.3 DMD Power Supply Power-Down Procedure
    5. 7.5 Layout
      1. 7.5.1 Layout Guidelines
      2. 7.5.2 Layout Example
        1. 7.5.2.1 Layers
        2. 7.5.2.2 Impedance Requirements
        3. 7.5.2.3 Trace Width, Spacing
          1. 7.5.2.3.1 Voltage Signals
  9. 8 Device and Documentation Support
    1. 8.1 サード・パーティ製品に関する免責事項
    2. 8.2 Device Support
      1. 8.2.1 Device Nomenclature
      2. 8.2.2 Device Markings
    3. 8.3 Documentation Support
      1. 8.3.1 Related Documentation
    4. 8.4 Trademarks
    5. 8.5 静電気放電に関する注意事項
    6. 8.6 用語集
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information
    1. 10.1 Package Option Addendum

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ

4 Pin Configuration and Functions

GUID-091B253B-F089-47F7-9B4E-83D250801683-low.gif Figure 4-1 FYU Package (350-Pin) Bottom View
Table 4-1 Pin Functions
PIN TYPE(1) PIN DESCRIPTION SIGNAL TYPE TERMINATION
SIGNAL PGA_PAD
LVDS BUS A
D_AN(0) E10 I High-speed differential pair LVDS Differential 100Ω
D_AP(0) E11 I
D_AN(1) D6 I High-speed differential pair Differential 100Ω
D_AP(1) C6 I
D_AN(2) E3 I High-speed differential pair Differential 100Ω
D_AP(2) D3 I
D_AN(3) C7 I High-speed differential pair Differential 100Ω
D_AP(3) C8 I
D_AN(4) D8 I High-speed differential pair Differential 100Ω
D_AP(4) D7 I
D_AN(5) E6 I High-speed differential pair Differential 100Ω
D_AP(5) E5 I
D_AN(6) C5 I High-speed differential pair Differential 100Ω
D_AP(6) C4 I
D_AN(7) B8 I High-speed differential pair Differential 100Ω
D_AP(7) B9 I
D_AN(8) B6 I High-speed differential pair Differential 100Ω
D_AP(8) B5 I
D_AN(9) C10 I High-speed differential pair Differential 100Ω
D_AP(9) B10 I
D_AN(10) A9 I High-speed differential pair Differential 100Ω
D_AP(10) A10 I
D_AN(11) C13 I High-speed differential pair Differential 100 Ω
D_AP(11) C14 I
D_AN(12) B12 I High-speed differential pair Differential 100Ω
D_AP(12) B13 I
D_AN(13) C17 I High-speed differential pair Differential 100Ω
D_AP(13) C16 I
D_AN(14) B15 I High-speed differential pair Differential 100Ω
D_AP(14) B16 I
D_AN(15) D15 I High-speed differential pair Differential 100Ω
D_AP(15) E15 I
DCLK_AN B3 I High-speed differential pair Differential 100Ω
DCLK_AP C3 I
SCTRL_AN E4 I High-speed differential pair Differential 100Ω
SCTRL_AP D4 I
LVDS BUS B
D_BN(0) W10 I High-speed differential pair LVDS Differential 100Ω
D_BP(0) W11 I
D_BN(1) Z3 I High-speed differential pair Differential 100Ω
D_BP(1) Y3 I
D_BN(2) W4 I High-speed differential pair Differential 100Ω
D_BP(2) X4 I
D_BN(3) Y7 I High-speed differential pair Differential 100Ω
D_BP(3) Y8 I
D_BN(4) X8 I High-speed differential pair Differential 100Ω
D_BP(4) X7 I
D_BN(5) Y6 I High-speed differential pair Differential 100Ω
D_BP(5) X6 I
D_BN(6) X3 I High-speed differential pair Differential 100Ω
D_BP(6) W3 I
D_BN(7) Z8 I High-speed differential pair Differential 100Ω
D_BP(7) Z9 I
D_BN(8) Z6 I High-speed differential pair Differential 100Ω
D_BP(8) Z5 I
D_BN(9) Y10 I High-speed differential pair Differential 100Ω
D_BP(9) Z10 I
D_BN(10) AA9 I High-speed differential pair Differential 100Ω
D_BP(10) AA10 I
D_BN(11) Y13 I High-speed differential pair Differential 100Ω
D_BP(11) Y14 I
D_BN(12) Z12 I High-speed differential pair Differential 100Ω
D_BP(12) Z13 I
D_BN(13) Y17 I High-speed differential pair Differential 100Ω
D_BP(13) Y16 I
D_BN(14) Z15 I High-speed differential pair Differential 100Ω
D_BP(14) Z16 I
D_BN(15) X15 I High-speed differential pair Differential 100Ω
D_BP(15) W15 I
DCLK_BN Y4 I High-speed differential pair Differential 100Ω
DCLK_BP Y5 I
SCTRL_BN W5 I High-speed differential pair Differential 100Ω
SCTRL_BP W6 I
LVDS BUS C
D_CN(0) B18 I High-speed differential pair LVDS Differential 100Ω
D_CP(0) B19 I
D_CN(1) H24 I High-speed differential pair Differential 100Ω
D_CP(1) G24 I
D_CN(2) L23 I High-speed differential pair Differential 100Ω
D_CP(2) K23 I
D_CN(3) C18 I High-speed differential pair Differential 100Ω
D_CP(3) C19 I
D_CN(4) A19 I High-speed differential pair Differential 100Ω
D_CP(4) A20 I
D_CN(5) E24 I High-speed differential pair Differential 100Ω
D_CP(5) D24 I
D_CN(6) K25 I High-speed differential pair Differential 100Ω
D_CP(6) J25 I
D_CN(7) C26 I High-speed differential pair Differential 100Ω
D_CP(7) D26 I
D_CN(8) C21 I High-speed differential pair Differential 100Ω
D_CP(8) B21 I
D_CN(9) G25 I High-speed differential pair Differential 100Ω
D_CP(9) F25 I
D_CN(10) A24 I High-speed differential pair Differential 100Ω
D_CP(10) B24 I
D_CN(11) J26 I High-speed differential pair Differential 100Ω
D_CP(11) K26 I
D_CN(12) D25 I High-speed differential pair Differential 100Ω
D_CP(12) C25 I
D_CN(13) E23 I High-speed differential pair Differential 100Ω
D_CP(13) D23 I
D_CN(14) B23 I High-speed differential pair Differential 100Ω
D_CP(14) C23 I
D_CN(15) K24 I High-speed differential pair Differential 100Ω
D_CP(15) L24 I
DCLK_CN H23 I High-speed differential pair Differential 100Ω
DCLK_CP G23 I
SCTRL_CN F26 I High-speed differential pair Differential 100Ω
SCTRL_CP G26 I
LVDS BUS D
D_DN(0) Z18 I High-speed differential pair LVDS Differential 100Ω
D_DP(0) Z19 I
D_DN(1) T24 I High-speed differential pair Differential 100Ω
D_DP(1) U24 I
D_DN(2) N23 I High-speed differential pair Differential 100Ω
D_DP(2) P23 I
D_DN(3) Y18 I High-speed differential pair Differential 100Ω
D_DP(3) Y19 I
D_DN(4) AA19 I High-speed differential pair Differential 100Ω
D_DP(4) AA20 I
D_DN(5) W24 I High-speed differential pair Differential 100Ω
D_DP(5) X24 I
D_DN(6) P25 I High-speed differential pair Differential 100Ω
D_DP(6) R25 I
D_DN(7) Y26 I High-speed differential pair Differential 100Ω
D_DP(7) X26 I
D_DN(8) Y21 I High-speed differential pair Differential 100Ω
D_DP(8) Z21 I
D_DN(9) U25 I High-speed differential pair Differential 100Ω
D_DP(9) V25 I
D_DN(10) AA24 I High-speed differential pair Differential 100Ω
D_DP(10) Z24 I
D_DN(11) R26 I High-speed differential pair Differential 100Ω
D_DP(11) P26 I
D_DN(12) X25 I High-speed differential pair Differential 100Ω
D_DP(12) Y25 I
D_DN(13) W23 I High-speed differential pair Differential 100Ω
D_DP(13) X23 I
D_DN(14) Z23 I High-speed differential pair Differential 100Ω
D_DP(14) Y23 I
D_DN(15) P24 I High-speed differential pair Differential 100Ω
D_DP(15) N24 I
DCLK_DN T23 I High-speed differential pair Differential 100Ω
DCLK_DP U23 I
SCTRL_DN V26 I High-speed differential pair Differential 100Ω
SCTRL_DP U26 I
SCP INTERFACE
SCPCLK U2 I Serial Communications Port CLK LVCMOS Internal pulldown
SCPDI T3 I Serial Communications Data In LVCMOS Internal pulldown
SCPENZ U4 I Serial Communications Port Enable LVCMOS Internal pulldown
SCPDO U3 O Serial Communications Port Output LVCMOS Internal pulldown
OTHER SIGNALS
DMD_PWRDNZ G4 I Chip–Level ResetZ LVCMOS Internal pulldown
N/C G1, H1, J1, J3, J4, K3, P3, R1, R3, R4, T1, U1, V3, D17, X17, K4, P4, F3, G2, W18, G3, H3, X16 No Connect
TEMP_N W16 I/O
TEMP_P W17 I/O
MICROMIRROR BIAS RESET INPUTS
MBRST(0) E14 I Mirror actuation signal
MBRST(1) D13 I Mirror actuation signal
MBRST(2) E13 I Mirror actuation signal
MBRST(3) C12 I Mirror actuation signal
MBRST(4) E12 I Mirror actuation signal
MBRST(5) C11 I Mirror actuation signal
MBRST(6) D16 I Mirror actuation signal
MBRST(7) C15 I Mirror actuation signal
MBRST(8) W14 I Mirror actuation signal
MBRST(9) X13 I Mirror actuation signal
MBRST(10) W13 I Mirror actuation signal
MBRST(11) Y12 I Mirror actuation signal
MBRST(12) W12 I Mirror actuation signal
MBRST(13) Y11 I Mirror actuation signal
MBRST(14) Y15 I Mirror actuation signal
POWERS AND GROUNDS
VDD A5, A6, B2, C1, D10, D12, D19, D22, E8, E19, E20, E21, E22, F1, F2, J2, K1, L1, L25, M3, M4, M25, N1, N25, P1, R2, V1, V2, W8, W19, W20, W21, W22, X10, X12, X19, X22, Y1, Z1, Z2, AA2, AA5, AA6 P Low-voltage CMOS core supply
VDDI A7, A8, A11, A16, A17, A18, A21, A22, A23, AA7, AA8, AA11, AA16, AA17, AA18, AA21, AA22, AA23 P I/O supply
VCC2 A3, A4, A25, B26, L26, M26, N26, Z26, AA3, AA4, AA25 P Memory array stepped-up voltage
VSS B4, B7, B11, B14, B17, B20, B22, B25, C2, C9, C20, C22, C24, D1, D2, D5, D9, D11, D14, D18, D20, D21, E1, E2, E7, E9, E16, E17, E18, E25, E26, F4, F23, F24, H2, H4, H25, H26, J23, J24, K2, L2, L3, L4, M1, M2, M23, M24, N2, N3, N4, P2, R23, R24, T2, T4, T25, T26, V4, V23, V24, W1, W2, W7, W9, W25, W26, X1, X2, X5, X9, X11, X14, X18, X20, X21, Y2, Y9, Y20, Y22, Y24, Z4, Z7, Z11, Z14, Z17, Z20, Z22, Z25 G Global ground
(1) I = Input, O = Output, P = Power, G = Ground, NC = No Connect