JAJSDE6 June   2017 LMH6624-MIL

PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
  4. 改訂履歴
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics ±2.5 V
    6. 6.6 Electrical Characteristics ±6 V
    7. 6.7 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Feature Description
      1. 7.2.1 Bias Current Cancellation
      2. 7.2.2 Total Input Noise vs Source Resistance
      3. 7.2.3 Noise Figure
      4. 7.2.4 Low-Noise Integrator
      5. 7.2.5 High-Gain Sallen-Key Active Filters
      6. 7.2.6 Low-Noise Magnetic Media Equalizer
    3. 7.3 Device Functional Modes
      1. 7.3.1 Single Supply Operation
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curve
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11デバイスおよびドキュメントのサポート
    1. 11.1 ドキュメントのサポート
      1. 11.1.1 関連資料
    2. 11.2 ドキュメントの更新通知を受け取る方法
    3. 11.3 コミュニティ・リソース
    4. 11.4 商標
    5. 11.5 静電気放電に関する注意事項
    6. 11.6 Glossary
  12. 12メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
  • Y|0
サーマルパッド・メカニカル・データ
発注情報

Layout

Layout Guidelines

TI suggests the copper patterns on the evaluation boards shown in Figure 54 and Figure 55 as a guide for high-frequency layout. These boards are also useful as an aid in device testing and characterization. As is the case with all high-speed amplifiers, accepted-practice RF design technique on the PCB layout is mandatory. Generally, a good high-frequency layout exhibits a separation of power supply and ground traces from the inverting input and output pins as shown in Figure 54. Parasitic capacitances between these nodes and ground may cause frequency response peaking and possible circuit oscillations. See Application Note OA-15, Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers (SNOA367) for more information. Use high-quality chip capacitors with values in the range of 1000 pF to 0.1 µF for power supply bypassing as shown in Figure 54. One terminal of each chip capacitor is connected to the ground plane and the other terminal is connected to a point that is as close as possible to each supply pin as allowed by the manufacturer’s design rules. In addition, connect a tantalum capacitor with a value between 4.7 μF and 10 μF in parallel with the chip capacitor. Signal lines connecting the feedback and gain resistors should be as short as possible to minimize inductance and microstrip line effect as shown in Figure 55. Place input and output termination resistors as close as possible to the input/output pins. Traces greater than 1 inch in length should be impedance matched to the corresponding load termination.

Symmetry between the positive and negative paths in the layout of differential circuitry should be maintained to minimize the imbalance of amplitude and phase of the differential signal.

Component value selection is another important parameter in working with high-speed and high-performance amplifiers. Choosing external resistors that are large in value compared to the value of other critical components will affect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These parasitic capacitors could either be inherent to the device or be a by-product of the board layout and component placement. Moreover, a large resistor will also add more thermal noise to the signal path. Either way, keeping the resistor values low will diminish this interaction. On the other hand, choosing very-low-value resistors could load down nodes and will contribute to higher overall power dissipation and high distortion.

DEVICE PACKAGE EVALUATION BOARD PART NUMBER
LMH6624MF SOT-23-5 LMH730216
LMH6624MA SOIC-8 LMH730227

Layout Example

LMH6624-MIL LMH730316_callouts_layer1_v2.png Figure 54. EVM Board Layout Example (Top)
LMH6624-MIL EVM_board_figure2_version4.png Figure 55. EVM Board Layout Example (Bottom)