JAJSSL4 December   2023 LMX1214

PRODUCTION DATA  

  1.   1
  2. 特長
  3. アプリケーション
  4. 概要
  5. Pin Configuration and Functions
  6. Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Timing Requirements
    7. 5.7 Timing Diagram
    8. 5.8 Typical Characteristics
  7. Detailed Description
    1. 6.1 Overview
      1. 6.1.1 Range of Dividers
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Power-On Reset
      2. 6.3.2 Temperature Sensor
      3. 6.3.3 Clock Outputs
        1. 6.3.3.1 Clock Output Buffers
        2. 6.3.3.2 Clock MUX
        3. 6.3.3.3 Clock Divider
      4. 6.3.4 AUXCLK Output
        1. 6.3.4.1 AUXCLKOUT Output Format
        2. 6.3.4.2 AUXCLK_DIV_PRE and AUXCLK_DIV Dividers
      5. 6.3.5 SYNC Input Pins
        1. 6.3.5.1 SYNC Pins Common-Mode Voltage
        2. 6.3.5.2 Windowing Feature
    4. 6.4 Device Functional Modes Configurations
      1. 6.4.1 Pin Mode Control
  8. Application and Implementation
    1. 7.1 Applications Information
      1. 7.1.1 SYNC Input Configuration
      2. 7.1.2 Treatment of Unused Pins
      3. 7.1.3 Current Consumption
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
      3. 7.2.3 Application Plots
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
      2. 7.4.2 Layout Example
    5. 7.5 Register Map
      1. 7.5.1 Device Registers
  9. Device and Documentation Support
    1. 8.1 Device Support
    2. 8.2 ドキュメントの更新通知を受け取る方法
    3. 8.3 サポート・リソース
    4. 8.4 Trademarks
    5. 8.5 静電気放電に関する注意事項
    6. 8.6 用語集
  10. Revision History
  11. 10Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Typical Characteristics

If not otherwise, the following conditions can be assumed: Temperature = 25°C, Vcc = 2.5 V, OUTx_PWR = 7, CLKIN driven differentially with 8 dBm at each pin. Signal source used was SMA100B with ultra-low noise option B711.
GUID-20231218-SS0I-FDXF-PL7L-LB2GV8DZXTBC-low.svg
Noise floor = -160dBc/Hz
Figure 5-2 Buffer Phase Noise Plot at 6-GHz Output
GUID-20231217-SS0I-PTM5-JHK6-8LDSQ95LGSRJ-low.svg
Figure 5-4 LMX1214 Flicker Noise at 6 GHz
GUID-20231217-SS0I-L4M4-JJRR-NPHFQSDCTM4N-low.svgFigure 5-6 Noise Floor in Divider Mode
GUID-20231217-SS0I-CCWB-FTK5-6CLGTH66F0FZ-low.svg
Figure 5-8 Buffer Mode Single-Ended Output Power Over Temperature
GUID-20231217-SS0I-CPB2-W0BH-N7TLTKDTBMDN-low.svg
Figure 5-10 Second Harmonic in Buffer Mode
GUID-20231218-SS0I-SV8L-KF0F-CXXHSC8DGKH6-low.svg
Figure 5-12 Output to Output Skew
GUID-20231217-SS0I-SNR2-NBKV-L127LLXWCCDS-low.svg
at 300-MHz Output Frequency
Figure 5-14 Channel Enable Setting Time
GUID-20231217-SS0I-2BRT-NRDJ-RNC479T49TSZ-low.svg
Source noise is not de-embedded.
Figure 5-3 Buffer Output Phase Noise Plots vs Output Frequencies
GUID-20231217-SS0I-CN4W-VCWV-LLXC0LV9DXDK-low.svg
Figure 5-5 Noise Floor in Buffer Mode
GUID-20231217-SS0I-PQNL-TSB5-NDK8JV8F9SSP-low.svg
Figure 5-7 Buffer Mode Single-Ended Output Power vs Input Power
GUID-20231217-SS0I-TRNS-SJX2-HN5DVVWK3GWH-low.svg
Applies to all modes except divider mode with odd divide (which will have slightly lower power).
Figure 5-9 Buffer Mode Single-Ended Output Power vs Power Codes
GUID-20231217-SS0I-GGWL-B3PS-WQVVHSFBBCNH-low.svg
Single-Ended Input Power
Figure 5-11 Second Harmonic in Divider Mode
GUID-20231217-SS0I-4QZ8-XFSJ-4FRTDXPF7SR6-low.svg
Measured in power-down mode to make Junction Temperature = Ambient Temperature. 
Figure 5-13 Temperature Sensor Readback
GUID-20231217-SS0I-LTFH-HTPP-TCXQWVZTNWK8-low.svg
at 300-MHz Output Frequency
Figure 5-15 Channel Disable Setting Time