JAJSEG3G July 1991 – April 2024 SN75ALS174A
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
td(OD) | Differential output delay time | RL = 54Ω, See (1) | 9 | 15 | 22 | ns |
tPZH | Output enable time to high level | RL = 110Ω, See Figure 6-3 | 30 | 45 | 70 | ns |
tPZL | Output enable time to low level | RL = 110Ω, See (2) | 25 | 40 | 65 | ns |
tPHZ | Output disable time from high level | RL = 110Ω, See Figure 6-3 | 10 | 20 | 35 | ns |
tPLZ | Output disable time from low level | RL = 110Ω, See (2) | 10 | 30 | 45 | ns |