JAJSDU4 April   2017 TPD2S300

PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
  4. 改訂履歴
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings—JEDEC Specification
    3. 6.3 ESD Ratings—IEC Specification
    4. 6.4 Recommended Operating Conditions
    5. 6.5 Thermal Information
    6. 6.6 Electrical Characteristics
    7. 6.7 Timing Requirements
    8. 6.8 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 2-Channels of Short-to-VBUS Overvoltage Protection (CC1, CC2 Pins): 24-VDC Tolerant
      2. 7.3.2 2-Channels of IEC61000-4-2 ESD Protection (CC1, CC2 Pins)
      3. 7.3.3 Low Quiescent Current: 3.23 µA (Typical), VPWR, VM = 3.3 V
      4. 7.3.4 CC1, CC2 Overvoltage Protection FETs 200 mA Capable for Passing VCONN Power
      5. 7.3.5 CC Dead Battery Resistors Integrated for Handling Dead Battery Use Case in Mobile Devices
      6. 7.3.6 1.4-mm × 1.4-mm WCSP Package
    4. 7.4 Device Functional Modes
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Smart-Phone Application
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 VBIAS Capacitor Selection
          2. 8.2.1.2.2 Dead Battery Operation
          3. 8.2.1.2.3 CC Line Capacitance
          4. 8.2.1.2.4 FLT Pin Operation
          5. 8.2.1.2.5 VCONN Operation
          6. 8.2.1.2.6 Low Quiescent Current
        3. 8.2.1.3 Application Curves
      2. 8.2.2 Laptop Application
        1. 8.2.2.1 Design Requirements
        2. 8.2.2.2 Detailed Design Procedure
          1. 8.2.2.2.1 VBIAS Capacitor Selection
          2. 8.2.2.2.2 Dead Battery Operation
          3. 8.2.2.2.3 CC Line Capacitance
          4. 8.2.2.2.4 FLT Pin Operation
          5. 8.2.2.2.5 VCONN Operation
        3. 8.2.2.3 Application Curves
      3. 8.2.3 Power Adaptor Application
        1. 8.2.3.1 Design Requirements
        2. 8.2.3.2 Detailed Design Procedure
          1. 8.2.3.2.1 VBIAS Capacitor Selection
          2. 8.2.3.2.2 Dead Battery Operation
          3. 8.2.3.2.3 CC Line Capacitance
          4. 8.2.3.2.4 FLT Pin Operation
          5. 8.2.3.2.5 VCONN Operation
        3. 8.2.3.3 Application Curves
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11デバイスおよびドキュメントのサポート
    1. 11.1 ドキュメントのサポート
      1. 11.1.1 関連資料
    2. 11.2 ドキュメントの更新通知を受け取る方法
    3. 11.3 コミュニティ・リソース
    4. 11.4 商標
    5. 11.5 静電気放電に関する注意事項
    6. 11.6 Glossary
  12. 12メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Layout

Layout Guidelines

Proper routing and placement is important to maintain the signal integrity the CC line signals. The following guidelines apply to the TPD2S300:

  • Place the bypass capacitors as close as possible to the VPWR and VM pins, and ESD protection capacitor as close as possible to the VBIAS pin. Capacitors must be attached to a solid ground. This minimizes voltage disturbances during transient events such as short-to-VBUS and ESD strikes.

Standard ESD recommendations apply to the C_CC1 and C_CC2 pins:

  • The optimum placement for the device is as close to the connector as possible:
    • EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
    • The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TPD2S300 and the connector.
  • Route the protected traces as straight as possible.
  • Eliminate any sharp corners on the protected traces between the TPD2S300 and the connector by using rounded corners with the largest radii possible.
    • Electric fields tend to build up on corners, increasing EMI coupling.

Layout Example

TPD2S300 TPD2S300_Layout_2.gif Figure 27. TPD2S300 Typical Layout