JAJSOP6A may   2022  – march 2023 TPS65219

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  System Control Thresholds
    6. 6.6  BUCK1 Converter
    7. 6.7  BUCK2, BUCK3 Converter
    8. 6.8  General Purpose LDOs (LDO1, LDO2)
    9. 6.9  General Purpose LDOs (LDO3, LDO4)
    10. 6.10 GPIOs and multi-function pins (EN/PB/VSENSE, nRSTOUT, nINT, GPO1, GPO2, GPIO, MODE/RESET, MODE/STBY, VSEL_SD/VSEL_DDR)
    11. 6.11 Voltage and Temperature Monitors
    12. 6.12 I2C Interface
    13. 6.13 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Power-Up Sequencing
      2. 7.3.2  Power-Down Sequencing
      3. 7.3.3  Push Button and Enable Input (EN/PB/VSENSE)
      4. 7.3.4  Reset to SoC (nRSTOUT)
      5. 7.3.5  Buck Converters (Buck1, Buck2, and Buck3)
      6. 7.3.6  Linear Regulators (LDO1 through LDO4)
      7. 7.3.7  Interrupt Pin (nINT)
      8. 7.3.8  PWM/PFM and Low Power Modes (MODE/STBY)
      9. 7.3.9  PWM/PFM and Reset (MODE/RESET)
      10. 7.3.10 Voltage Select pin (VSEL_SD/VSEL_DDR)
      11. 7.3.11 General Purpose Inputs or Outputs (GPO1, GPO2, and GPIO)
      12. 7.3.12 I2C-Compatible Interface
        1. 7.3.12.1 Data Validity
        2. 7.3.12.2 Start and Stop Conditions
        3. 7.3.12.3 Transferring Data
    4. 7.4 Device Functional Modes
      1. 7.4.1 Modes of Operation
        1. 7.4.1.1 OFF State
        2. 7.4.1.2 INITIALIZE State
        3. 7.4.1.3 ACTIVE State
        4. 7.4.1.4 STBY State
        5. 7.4.1.5 Fault Handling
    5. 7.5 User Registers
    6. 7.6 Device Registers
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Typical Application Example
      2. 8.2.2 Design Requirements
      3. 8.2.3 Detailed Design Procedure
        1. 8.2.3.1 Buck1, Buck2, Buck3 Design Procedure
        2. 8.2.3.2 LDO1, LDO2 Design Procedure
        3. 8.2.3.3 LDO3, LDO4 Design Procedure
        4. 8.2.3.4 VSYS, VDD1P8
        5. 8.2.3.5 Digital Signals Design Procedure
    3. 8.3 Application Curves
    4. 8.4 Power Supply Recommendations
    5. 8.5 Layout
      1. 8.5.1 Layout Guidelines
      2. 8.5.2 Layout Example
  9. 9 Device and Documentation Support
    1. 9.1 ドキュメントの更新通知を受け取る方法
    2. 9.2 サポート・リソース
    3. 9.3 Trademarks
    4. 9.4 静電気放電に関する注意事項
    5. 9.5 用語集
  10. 10Mechanical, Packaging, and Orderable Information

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • RSM|32
  • RHB|32
サーマルパッド・メカニカル・データ

6.13 Typical Characteristics

GUID-20230208-SS0I-M24Z-QXXT-RQ0X9MTKSZZN-low.svg
VIN = 5 V VOUT = 1.8 V TA = 25°C
Figure 6-1 Efficiency BUCK1
GUID-20230310-SS0I-1CLS-R3RQ-BFVJNCWJVNBN-low.svg
VIN = 5.0 V VOUT = 0.75 V TA = 25 °C
IOUT = 100 mA to 1.1 A to 100 mA, trise=tfall=500ns COUT_total = 57 μF
Figure 6-3 BUCK1 Load-step response - High Bandwidth, forced PWM
GUID-20230310-SS0I-NR16-FVMZ-NVM83WHVXTLX-low.svg
VIN = 5.0 V VOUT = 1.2 V TA = 25 °C
IOUT = 1 mA to 1 A to 1 mA, trise=tfall=1μs COUT_total = 57 μF
Figure 6-5 BUCK3 Load-step response - Low Bandwidth, forced PWM
GUID-20230310-SS0I-Q1VK-993G-TPKWQQTVPLLW-low.svg
VIN = 3.3 V VOUT = 0.85 V TA = 25 °C
IOUT = 80 mA to 320 mA to 80 mA, trise=tfall=1μs COUT = 10 μF
Figure 6-7 LDO2 Load-step response
GUID-20230310-SS0I-KGGR-WLXZ-ZMFV2FKMW862-low.svg
VIN = 3.3 V VOUT = 1.8 V TA = 25 °C
IOUT = 60 mA to 240 mA to 60 mA, trise=tfall=1μs COUT = 10 μF
Figure 6-9 LDO4 Load-step response
GUID-20230208-SS0I-GFQC-JCRJ-WWMCCCD2NPNT-low.svg
VIN = 5 V VOUT = 1.8 V TA = 25°C
Figure 6-2 Efficiency BUCK23
GUID-20230310-SS0I-ZW43-HGBP-JZRZHMTZM9LN-low.svg
VIN = 5.0 V VOUT = 3.3 V TA = 25 °C
IOUT = 1 mA to 1 A to 1 mA, trise=tfall=1μs COUT_total = 57 μF
Figure 6-4 BUCK2 Load-step response - Low Bandwidth, forced PWM
GUID-20230310-SS0I-4LGZ-CNTJ-CWZ2J2LN3PP0-low.svg
VIN = 3.3 V VOUT = 1.8 V TA = 25 °C
IOUT = 80 mA to 320 mA to 80 mA, trise=tfall=1μs COUT = 10 μF
Figure 6-6 LDO1 Load-step response
GUID-20230310-SS0I-0NP1-GWB4-N6TFJG2XRWKB-low.svg
VIN = 5 V VOUT = 3.3 V TA = 25 °C
IOUT = 60 mA to 240 mA to 60 mA, trise=tfall=1μs COUT = 10 μF
Figure 6-8 LDO3 Load-step response