JAJSQV0D September   2010  – December 2023 TPS74801-Q1

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Typical Characteristics: IOUT = 50 mA
    7. 5.7 Typical Characteristics: IOUT = 1 A
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Programmable Soft-Start
      2. 6.3.2 Sequencing Requirements
      3. 6.3.3 Output Noise
      4. 6.3.4 Enable and Shutdown
      5. 6.3.5 Power Good
      6. 6.3.6 Internal Current Limit
      7. 6.3.7 Thermal Protection
    4. 6.4 Device Functional Modes
      1. 6.4.1 Normal Operation
      2. 6.4.2 Dropout Operation
      3. 6.4.3 Disabled
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1 Input, Output, and Bias Capacitor Requirements
        2. 7.2.2.2 Transient Response
      3. 7.2.3 Application Curves
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
        1. 7.4.1.1 Layout Recommendations and Power Dissipation
        2. 7.4.1.2 Estimating Junction Temperature
      2. 7.4.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 Documentation Support
      1. 8.1.1 Related Documentation
      2. 8.1.2 Device Nomenclature
    2. 8.2 ドキュメントの更新通知を受け取る方法
    3. 8.3 サポート・リソース
    4. 8.4 Trademarks
    5. 8.5 静電気放電に関する注意事項
    6. 8.6 用語集
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

5.6 Typical Characteristics: IOUT = 50 mA

at TJ = 25°C, VIN = VOUT(nom) + 0.3 V, VBIAS = 5 V, IOUT = 50 mA, VEN = VIN, CIN = 1 μF, CBIAS = 4.7 μF, and COUT = 10 μF (unless otherwise noted)

GUID-B39BB98F-5FE4-4A2C-8C65-80B9AEC1ADE4-low.gif
Legacy chip
Figure 5-1 VIN Line Regulation
GUID-68D5E5CB-8626-47B1-9BCC-73C71D09FA46-low.gif
Legacy chip
Figure 5-3 VBIAS Line Regulation
GUID-AD458B4E-CDE0-462D-BC54-F737A1B31D19-low.gif
Legacy chip
Figure 5-5 Load Regulation at Light Load
GUID-58CA65F1-E3E1-45D3-99FC-5AC6C0AC0B27-low.gif
Legacy chip
Figure 5-7 Load Regulation
GUID-467A4A08-EF21-40D7-88D8-E45915341CBA-low.gif
Legacy chip
Figure 5-9 VIN Dropout Voltage vs IOUT and Temperature (TJ)
GUID-CB8663A2-681B-419D-905C-E09F7C51F3B0-low.gif
Legacy chip
Figure 5-11 VBIAS Dropout Voltage vs IOUT and Temperature (TJ)
GUID-38368144-E00D-4BB4-A139-B1C322D48FE6-low.gif
Legacy chip 
Figure 5-13 VBIAS PSRR vs Frequency
GUID-90EA3BDF-5642-4A47-BFED-8823DC3F6B6C-low.gif
Legacy chip
Figure 5-15 VIN PSRR vs Frequency
GUID-12BC67F6-C795-44DE-BD31-C1A133C86753-low.gif
Legacy chip
Figure 5-17 VIN PSRR vs (VIN – VOUT)
GUID-47BB69B9-17E0-4728-BBAD-FAE12CF34FBD-low.gif
Legacy chip
Figure 5-19 Noise Spectral Density
GUID-60C4966C-BC03-4A8E-8C42-3F24462DCB5A-low.gif
Legacy chip
Figure 5-21 BIAS Pin Current vs Output Current and Temperature (TJ)
GUID-61DD705B-E18E-4EF9-A731-E836016AC5DB-low.gif
Legacy chip
Figure 5-23 BIAS Pin Current vs VBIAS and Temperature (TJ)
GUID-B1370531-2C63-480E-884E-D02D5FF155FE-low.gif
Legacy chip
Figure 5-25 Soft-Start Charging Current (ISS) vs Temperature (TJ)
GUID-E0359FE0-20B4-4AE9-A965-32A238403B89-low.gif
Legacy chip
Figure 5-27 Low-Level PG Voltage vs Current
GUID-E061FE52-EA84-44F7-A227-A5CB072910BC-low.gif
Legacy chip
Figure 5-29 Current Limit vs (VBIAS – VOUT)
GUID-20230208-SS0I-ZMJR-SRK6-XRHX54TZXTLL-low.png
New chip
Figure 5-2 VIN Line Regulation
GUID-20230208-SS0I-SDZS-FJH8-KBXWDRWFD8ZC-low.png
New chip
Figure 5-4 VBIAS Line Regulation
GUID-20230208-SS0I-HMMK-LMZX-MDGH2PVQ7NHH-low.png
New chip
Figure 5-6 Load Regulation at Light Load
GUID-20230208-SS0I-QJXL-PC78-WHSXSJXCLFCD-low.png
New chip
Figure 5-8 Load Regulation
GUID-20230208-SS0I-DMB5-2T79-2MMDSFNFLRL6-low.png
New chip
Figure 5-10 VIN Dropout Voltage vs IOUT and Temperature (TJ)
GUID-20230208-SS0I-914H-Z64G-7LWCBGPWN87W-low.png
New chip
Figure 5-12 VBIAS Dropout Voltage vs IOUT and Temperature (TJ)
GUID-20230206-SS0I-15LB-TSNN-1TJMPMCL84BJ-low.png
New chip
Figure 5-14 VBIAS PSRR vs Frequency
GUID-20230206-SS0I-L9FD-SDNX-TDKLV9SWDWJJ-low.png
New chip
Figure 5-16 VIN PSRR vs Frequency
GUID-20230206-SS0I-QZXV-HQQG-TQDWZJ6RGTRD-low.png
New chip
Figure 5-18 VIN PSRR vs (VIN – VOUT)
GUID-20230206-SS0I-06K1-ZV1G-LQN7F4RXS4HX-low.png
New chip
Figure 5-20 Noise Spectral Density
GUID-20230208-SS0I-W1RF-VDW5-ZK50WZDL3TB2-low.png
New chip
Figure 5-22 BIAS Pin Current vs Output Current and Temperature (TJ)
GUID-20230208-SS0I-MQNN-P23L-5L9FDKJ34PSQ-low.png
New chip
Figure 5-24 BIAS Pin Current vs VBIAS and Temperature (TJ)
GUID-20230208-SS0I-JDLH-LN81-SF4BMBM21DDP-low.png
New chip
Figure 5-26 Soft-Start Charging Current (ISS) vs Temperature (TJ)
GUID-20230208-SS0I-BSWW-967P-NRKQ7GFMFLFM-low.png
New chip
Figure 5-28 Low-Level PG Voltage vs Current
GUID-20230208-SS0I-1FJT-CQSQ-K4C46MVCQNMG-low.png
New chip
Figure 5-30 Current Limit vs (VBIAS – VOUT)