JAJSFE6I July   2009  – May 2018 TPS65070 , TPS65072 , TPS65073 , TPS650731 , TPS650732

UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
    1.     ブロック図
  4. 改訂履歴
  5. 概要(続き)
  6. Device Options
  7. Pin Configuration and Functions
    1.     Pin Functions
  8. Specifications
    1. 8.1  Absolute Maximum Ratings
    2. 8.2  ESD Ratings
    3. 8.3  Recommended Operating Conditions
    4. 8.4  Thermal Information
    5. 8.5  Electrical Characteristics
    6. 8.6  Electrical Characteristics - DCDC1 Converter
    7. 8.7  Electrical Characteristics - DCDC2 Converter
    8. 8.8  Electrical Characteristics - DCDC3 Converter
    9. 8.9  Electrical Characteristics - VLDO1 and VLDO2 Low Dropout Regulators
    10. 8.10 Electrical Characteristics - wLED Boost Converter
    11. 8.11 Electrical Characteristics - Reset, PB_IN, PB_OUT, PGood, Power_on, INT, EN_EXTLDO, EN_wLED
    12. 8.12 Electrical Characteristics - ADC Converter
    13. 8.13 Electrical Characteristics - Touch Screen Interface
    14. 8.14 Electrical Characteristics - Power Path
    15. 8.15 Electrical Characteristics - Battery Charger
    16. 8.16 Timing Requirements
    17. 8.17 Dissipation Ratings
    18. 8.18 Typical Characteristics
  9. Parameter Measurement Information
  10. 10Detailed Description
    1. 10.1 Overview
    2. 10.2 Functional Block Diagram
    3. 10.3 Feature Description
      1. 10.3.1  Battery Charger and Power Path
      2. 10.3.2  Power Down
      3. 10.3.3  Power-On Reset
      4. 10.3.4  Power-Path Management
        1. 10.3.4.1 SYS Output
      5. 10.3.5  Battery Charging
        1. 10.3.5.1 I-PRECHARGE
        2. 10.3.5.2 ITERM
        3. 10.3.5.3 Battery Detection and Recharge
        4. 10.3.5.4 Charge Termination On/Off
        5. 10.3.5.5 Timers
        6. 10.3.5.6 Dynamic Timer Function
        7. 10.3.5.7 Timer Fault
      6. 10.3.6  Battery Pack Temperature Monitoring
      7. 10.3.7  Battery Charger State Diagram
      8. 10.3.8  DC-DC Converters and LDOs
        1. 10.3.8.1 Operation
        2. 10.3.8.2 DCDC1 Converter
        3. 10.3.8.3 DCDC2 Converter
        4. 10.3.8.4 DCDC3 Converter
      9. 10.3.9  Power Save Mode
        1. 10.3.9.1 Dynamic Voltage Positioning
        2. 10.3.9.2 100% Duty Cycle Low Dropout Operation
        3. 10.3.9.3 Undervoltage Lockout
      10. 10.3.10 Short-Circuit Protection
        1. 10.3.10.1 Soft Start
      11. 10.3.11 Enable
        1. 10.3.11.1 RESET (TPS65070, TPS65073, TPS650731, TPS650732 Only)
        2. 10.3.11.2 PGOOD (Reset Signal For Applications Processor)
        3. 10.3.11.3 PB_IN (Push-Button IN)
        4. 10.3.11.4 PB_OUT
        5. 10.3.11.5 POWER_ON
        6. 10.3.11.6 EN_wLED (TPS65072 Only)
        7. 10.3.11.7 EN_EXTLDO (TPS65072 Only)
      12. 10.3.12 Short-Circuit Protection
      13. 10.3.13 Thermal Shutdown
        1. 10.3.13.1 Low Dropout Voltage Regulators
        2. 10.3.13.2 White LED Boost Converter
        3. 10.3.13.3 A/D Converter
        4. 10.3.13.4 Touch Screen Interface (only for TPS65070, TPS65073, TPS650731, TPS650732)
          1. 10.3.13.4.1 Performing Measurements Using the Touch Screen Controller
    4. 10.4 Device Functional Modes
    5. 10.5 Programming
      1. 10.5.1 I2C Interface Specification
        1. 10.5.1.1 Serial interface
    6. 10.6 Register Maps
      1. 10.6.1  PPATH1. Register Address: 01h
      2. 10.6.2  INT. Register Address: 02h
      3. 10.6.3  CHGCONFIG0. Register Address: 03h
      4. 10.6.4  CHGCONFIG1. Register Address: 04h
      5. 10.6.5  CHGCONFIG2. Register Address: 05h
      6. 10.6.6  CHGCONFIG3. Register Address: 06h
      7. 10.6.7  ADCONFIG. Register Address: 07h
      8. 10.6.8  TSCMODE. Register Address: 08h
      9. 10.6.9  ADRESULT_1. Register Address: 09h
      10. 10.6.10 ADRESULT_2. Register Address: 0Ah
      11. 10.6.11 PGOOD. Register Address: 0Bh
      12. 10.6.12 PGOODMASK. Register Address: 0Ch
      13. 10.6.13 CON_CTRL1. Register Address: 0Dh
      14. 10.6.14 CON_CTRL2. Register Address: 0Eh
      15. 10.6.15 CON_CTRL3. Register Address: 0Fh
      16. 10.6.16 DEFDCDC1. Register Address: 10h
      17. 10.6.17 DEFDCDC2_LOW. Register Address: 11h
      18. 10.6.18 DEFDCDC2_HIGH. Register Address: 12h
      19. 10.6.19 DEFDCDC3_LOW. Register Address: 13h
      20. 10.6.20 DEFDCDC3_HIGH. Register Address: 14h
      21. 10.6.21 DEFSLEW. Register Address: 15h
      22. 10.6.22 LDO_CTRL1. Register Address: 16h
      23. 10.6.23 DEFLDO2. Register Address: 17h
      24. 10.6.24 WLED_CTRL1. Register Address: 18h
      25. 10.6.25 WLED_CTRL2. Register Address: 19h
  11. 11Application and Implementation
    1. 11.1 Application Information
      1. 11.1.1 Power Solutions For Different Application Processors
        1. 11.1.1.1 Default Settings
        2. 11.1.1.2 Starting TPS6507x
    2. 11.2 Typical Applications
      1. 11.2.1 General PMIC Application
        1. 11.2.1.1 Design Requirements
        2. 11.2.1.2 Detailed Design Procedure
          1. 11.2.1.2.1 Output Filter Design (Inductor and Output Capacitor)
            1. 11.2.1.2.1.1 Inductor Selection
            2. 11.2.1.2.1.2 Output Capacitor Selection
            3. 11.2.1.2.1.3 Input Capacitor Selection/Input Voltage
            4. 11.2.1.2.1.4 Output Voltage Selection
            5. 11.2.1.2.1.5 Voltage Change on DCDC2 and DCDC3
          2. 11.2.1.2.2 LDOs
            1. 11.2.1.2.2.1 Output Capacitor Selection
            2. 11.2.1.2.2.2 Input Capacitor Selection
            3. 11.2.1.2.2.3 Output Voltage Change For LDO1 and LDO2
            4. 11.2.1.2.2.4 Unused LDOs
          3. 11.2.1.2.3 White-LED Boost Converter
            1. 11.2.1.2.3.1 LED-Current Setting/Dimming
            2. 11.2.1.2.3.2 Setup
            3. 11.2.1.2.3.3 Setting the LED Current
            4. 11.2.1.2.3.4 Inductor Selection
            5. 11.2.1.2.3.5 Diode Selection
            6. 11.2.1.2.3.6 Output Capacitor Selection
            7. 11.2.1.2.3.7 Input Capacitor Selection
          4. 11.2.1.2.4 Battery Charger
            1. 11.2.1.2.4.1 Temperature Sensing
            2. 11.2.1.2.4.2 Changing the Charging Temperature Range (Default 0°C to 45°C)
        3. 11.2.1.3 Application Curves
      2. 11.2.2 Powering OMAP-L138
        1. 11.2.2.1 Design Requirements
        2. 11.2.2.2 Detailed Design Procedure
      3. 11.2.3 Powering Atlas IV
        1. 11.2.3.1 Design Requirements
        2. 11.2.3.2 Detailed Design Procedure
          1. 11.2.3.2.1 Prima SLEEP Mode and DEEP SLEEP Mode Support
          2. 11.2.3.2.2 SLEEP Mode
          3. 11.2.3.2.3 DEEP SLEEP Mode
      4. 11.2.4 OMAP35xx (Supporting SYS-OFF Mode)
        1. 11.2.4.1 Design Requirements
        2. 11.2.4.2 Detailed Design Procedure
      5. 11.2.5 TPS650731 for OMAP35xx
        1. 11.2.5.1 Design Requirements
        2. 11.2.5.2 Detailed Design Procedure
      6. 11.2.6 Powering AM3505 Using TPS650732
        1. 11.2.6.1 Design Requirements
        2. 11.2.6.2 Detailed Design Procedure
  12. 12Power Supply Recommendations
  13. 13Layout
    1. 13.1 Layout Guidelines
    2. 13.2 Layout Example
  14. 14デバイスおよびドキュメントのサポート
    1. 14.1 デバイス・サポート
      1. 14.1.1 デベロッパー・ネットワークの製品に関する免責事項
    2. 14.2 ドキュメントのサポート
      1. 14.2.1 関連資料
    3. 14.3 関連リンク
    4. 14.4 ドキュメントの更新通知を受け取る方法
    5. 14.5 コミュニティ・リソース
    6. 14.6 商標
    7. 14.7 静電気放電に関する注意事項
    8. 14.8 Glossary
  15. 15メカニカル、パッケージ、および注文情報

Electrical Characteristics - Power Path

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
QUIESCENT CURRENT
IQSPP1 Quiescent current, AC or USB mode Current into AC or USB, AC or USB selected, no load at SYS 20 µA
INPUT SUPPLY
VBATMIN Minimum battery voltage for BAT SWITCH operation No input power, BAT_SWITCH on 2.75 V
VIN(DT) Input voltage detection threshold AC detected when V(AC)–V(BAT) > VIN(DT) ; USB detected when
V(USB)–V(BAT) > VIN(DT)
150 mV
VIN(NDT) Input Voltage removal threshold AC not detected when V(AC)–V(BAT) < VIN(NDT) ; USB not detected when
V(USB)–V(BAT) < VIN(NDT)
75 mV
IDISCH Internal discharge current at AC and USB input Activated based on settings in CHGCONFIG3 Bit 0 and Bit 7 95 µA
TDGL(DT) Power detected deglitch AC or USB voltage increasing 22.5 ms
VIN(OVP) Input over voltage detection threshold 5.8 6 6.3 V
POWER PATH TIMING
TSW(ACBAT) Switching from AC to BAT No USB, AC power removed 200 µs
SW(USBBAT) T Switching from USB to BAT No AC, USB power removed 200 µs
TSW(PSEL) Switching from USB to AC I2C 150 µs
TSW(ACUSB) Switching from AC/ USB, USB / AC AC power removed or USB power removed 200 µs
TSYSOK SYS power up delay Measured from power applied to start of power-up sequence 11 ms
POWER PATH INTEGRATED MOSFETS CHARACTERISTICS
AC Input switch dropout voltage (ILIMITAC set = 2.5 A I(SYS) = 1 A) 150 mV
USB input switch dropout voltage ILIMITUSB = 1300 mA I(SYS) = 500 mA
ILIMITUSB = 1300 mA I(SYS) = 800 mA
100
160
mV
Battery switch dropout voltage V(BAT) = 3.0 V, I(BAT) = 1 A 85 100 mV
INPUT CURRENT LIMIT
IUSB100 Input current limit; USB pin USB input current [0,0] 90 100 mA
IUSB500 Input current limit; USB pin USB input current [0,1] (default) 450 500 mA
IUSB800 Input current limit; USB pin USB input current [1,0] 700 800 mA
IUSB1300 Input current limit; USB pin USB input current [1,1] 1000 1300 mA
IAC100 Input current limit; AC pin AC input current [0,0] 90 100 mA
IAC500 Input current limit; AC pin AC input current [0,1] 450 500 mA
IA1300 Input current limit; AC pin AC input current [1,0] 1000 1300 mA
IAC2500 Input current limit; AC pin AC input current [1,1] (default) 1900 2500 mA
POWER PATH SUPPLEMENT DETECTION PROTECTION AND RECOVERY FUNCTIONS
VBSUP1 Enter battery supplement mode AC input current set to 10: 1.3A VOUT = VBAT – 45 mV
VBSUP2 Exit battery supplement mode VOUT = VBAT – 35 mV
VSYS(SC1) Sys short-circuit detection threshold, power-on All power path switches set to OFF if V VSYS < VSYS(SC1) 1.4 1.8 2 V
Short circuit detection threshold hysteresis 50 mV
RFLT(AC) Sys Short circuit recovery pullup resistors Internal resistor connected from AC to SYS; Specified by design 500 Ω
RFLT(USB) Sys Short circuit recovery pullup resistors Internal resistor connected from USB to SYS; Specified by design 500 Ω
VSYS(SC2) Output short-circuit detection threshold, supplement mode VBAT – VSYS > VO(SC2) indicates short-circuit 200 250 300 mV
tDGL(SC2) Deglitch time, supplement mode short circuit 120 µs
tREC(SC2) Recovery time, supplement mode short circuit 60 ms
VBAT(SC) BAT pin short-circuit detection threshold 1.4 1.8 2 V
IBAT(SC) Source current for BAT pin short-circuit detection 4 7.5 11 mA
DPPM LOOP(1)
VDPM Threshold at which DPPM loop is enabled. This is the approximate voltage at SYS pin, when the USB or AC switch reaches current limit and the charging current is reduced; Selectable by I2C Set with Bits
<PowerPath DPPM threshold1>;
<PowerPath DPPM threshold0>
3.5
3.75
4.25
4.50
V
If the DPPM threshold is lower than the battery voltage, supplement mode will be engaged first and the SYS voltage will chatter around the battery voltage; during that condition no DPPM mode is available.