All trademarks are the property of their respective owners.
The DS90CR217 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. At a transmit clock frequency of 85 MHz, 21 bits of TTL data are transmitted at a rate of 595 Mbps per LVDS data channel. Using a 85 MHz clock, the data throughput is 1.785 Gbit/s (223 Mbytes/sec).
The narrow bus and LVDS signalling of the DS90CR217 is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces.
| Tipo | Título | Fecha | ||
|---|---|---|---|---|
| * | Data sheet | DS90CR217 +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link - 85 MHz datasheet (Rev. A) | 19 feb 2013 | |
| Application note | High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs | 09 nov 2018 | ||
| Application note | Receiver Skew Margin for Channel Link I and FPD Link I Devices | 13 ene 2016 | ||
| Application note | Improving the Robustness of Channel Link Designs with Channel Link II Ser/Des (Rev. A) | 26 abr 2013 | ||
| Design guide | Channel Link I Design Guide | 29 mar 2007 | ||
| Application note | Multi-Drop Channel-Link Operation | 04 oct 2004 | ||
| Application note | CHANNEL LINK Moving and Shaping Information In Point-To-Point Applications | 05 oct 1998 |
Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.
| Paquete | Pasadores | Descargar |
|---|---|---|
| TSSOP (DGG) | 48 | Ver opciones |
El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.
Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI.