Inicio Interfaz Circuitos integrados LVDS, M-LVDS y PECL

DS92CK16

ACTIVO

Transceptor de bus/búfer de reloj BLVDS 1 a 6 de 3 V

Detalles del producto

Function Buffer, Transceiver Protocols BLVDS, CMOS Number of transmitters 6 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (MBits) 250 Input signal BLVDS Output signal CMOS Rating Catalog Operating temperature range (°C) -40 to 85
Function Buffer, Transceiver Protocols BLVDS, CMOS Number of transmitters 6 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (MBits) 250 Input signal BLVDS Output signal CMOS Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (PW) 24 49.92 mm² 7.8 x 6.4
  • Master/Slave Clock Selection in a Backplane Application
  • 125 MHz Operation (Typical)
  • 100 ps Duty Cycle Distortion (Typical)
  • 50 ps Channel to Channel Skew (Typical)
  • 3.3V Power Supply Design
  • Glitch-free Power on at CLKI/O Pins
  • Low Power Design (20 mA @ 3.3V Static)
  • Accepts Small Swing (300 mV Typical) Differential Signal Levels
  • Industrial Temperature Operating Range (-40°C to +85°C)
  • Available in 24-pin TSSOP Packaging

All trademarks are the property of their respective owners.

  • Master/Slave Clock Selection in a Backplane Application
  • 125 MHz Operation (Typical)
  • 100 ps Duty Cycle Distortion (Typical)
  • 50 ps Channel to Channel Skew (Typical)
  • 3.3V Power Supply Design
  • Glitch-free Power on at CLKI/O Pins
  • Low Power Design (20 mA @ 3.3V Static)
  • Accepts Small Swing (300 mV Typical) Differential Signal Levels
  • Industrial Temperature Operating Range (-40°C to +85°C)
  • Available in 24-pin TSSOP Packaging

All trademarks are the property of their respective owners.

The DS92CK16 1 to 6 Clock Buffer/Bus Transceiver is a one to six CMOS differential clock distribution device utilizing Bus Low Voltage Differential Signaling (BLVDS) technology. This clock distribution device is designed for applications requiring ultra low power dissipation, low noise, and high data rates. The BLVDS side is a transceiver with a separate channel acting as a return/source clock.

The DS92CK16 accepts LVDS (300 mV typical) differential input levels, and translates them to 3V CMOS output levels. An output enable pin OE , when high, forces all CLKOUT pins high.

The device can be used as a source synchronous driver. The selection of the source driving is controlled by the CrdCLKIN and DE pins. This device can be the master clock, driving the inputs of other clock I/O pins in a multipoint environment. Easy master/slave clock selection is achieved along a backplane.

The DS92CK16 1 to 6 Clock Buffer/Bus Transceiver is a one to six CMOS differential clock distribution device utilizing Bus Low Voltage Differential Signaling (BLVDS) technology. This clock distribution device is designed for applications requiring ultra low power dissipation, low noise, and high data rates. The BLVDS side is a transceiver with a separate channel acting as a return/source clock.

The DS92CK16 accepts LVDS (300 mV typical) differential input levels, and translates them to 3V CMOS output levels. An output enable pin OE , when high, forces all CLKOUT pins high.

The device can be used as a source synchronous driver. The selection of the source driving is controlled by the CrdCLKIN and DE pins. This device can be the master clock, driving the inputs of other clock I/O pins in a multipoint environment. Easy master/slave clock selection is achieved along a backplane.

Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 2
Tipo Título Fecha
* Data sheet DS92CK16 3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver datasheet (Rev. C) 13 abr 2013
Application note High Speed BUS LVDS Clock Distri Using DS92CK16 Clock Distri (Rev. B) 26 abr 2013

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación

DS92CK16 IBIS Model

SNAM029.ZIP (6 KB) - IBIS Model
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Herramienta de simulación

TINA-TI — Programa de simulación analógica basado en SPICE

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Guía del usuario: PDF
Paquete Pasadores Descargar
TSSOP (PW) 24 Ver opciones

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos