LM98620

ACTIVO

Procesador de señal de imágenes de 6 canales, 70 MSPS y 10 bits con salida LVDS

Detalles del producto

Resolution (Bits) 10 Number of channels 6 Sample rate (Msps) 70 Gain (min) (dB) 0 Gain (max) (dB) 26 Pd (typ) (mW) 1020 Supply voltage (max) (V) 3.3 Operating temperature range (°C) 0 to 70 Output data format LVDS Rating Catalog
Resolution (Bits) 10 Number of channels 6 Sample rate (Msps) 70 Gain (min) (dB) 0 Gain (max) (dB) 26 Pd (typ) (mW) 1020 Supply voltage (max) (V) 3.3 Operating temperature range (°C) 0 to 70 Output data format LVDS Rating Catalog
TQFP (PFC) 80 196 mm² 14 x 14
  • 3.3 V Single Supply Operation
  • CDS or S/H Processing
  • 35 MHz Channel Rate
  • Enhanced ESD Protection on Timing, Control and LVDS Pins
  • Low Power CMOS Design
  • 12 Terminal to 16 Terminal (Selectable) LVDS Serialized Data Output
  • 4–Wire Serial Interface
  • 2 Channel Symmetrical Architecture
  • Independent Gain and Offset Correction for Each Channel
  • Digital Black Level Calibration for Each Channel
  • Digital White Level Calibration for Each Channel
  • Programmable Input Clamp
  • Key Specifications
    • Maximum Input Level:
      • 1.2 Vp–p (CDS Gain = 1.0)
      • 0.58 Vp–p (CDS Gain = 2.1)
    • Input Sample Rate:
      • 5 to 35 MSPS – 6ch mode
      • 10 to 35 MSPS – 3ch mode
    • PGA Gain Range: 1x to 10x (0 to 20 dB)
    • CDS/SH Gain Settings: 1x or 2.1x
    • Total Channel Gain: 1x to 21x (0 to 26 dB)
    • PGA Gain Resolution: 8 bits – Analog
    • ADC Resolution: 10 bits
    • ADC Sampling Rate: 10 to 70 MSPS
    • SNR: 68.5 dB (Gain = 1x)
    • Offset DAC Range:
      • ±111 mV or ±59.5 mV – FDAC
      • ±281 mV – CDAC
    • Offset DAC Resolution:
      • ±10 bits – FDAC
      • ±4 bits – CDAC
    • Supply Voltage: 3.0 V to 3.6 V
    • Power Dissipation: 1.02 W (typical)
  • 3.3 V Single Supply Operation
  • CDS or S/H Processing
  • 35 MHz Channel Rate
  • Enhanced ESD Protection on Timing, Control and LVDS Pins
  • Low Power CMOS Design
  • 12 Terminal to 16 Terminal (Selectable) LVDS Serialized Data Output
  • 4–Wire Serial Interface
  • 2 Channel Symmetrical Architecture
  • Independent Gain and Offset Correction for Each Channel
  • Digital Black Level Calibration for Each Channel
  • Digital White Level Calibration for Each Channel
  • Programmable Input Clamp
  • Key Specifications
    • Maximum Input Level:
      • 1.2 Vp–p (CDS Gain = 1.0)
      • 0.58 Vp–p (CDS Gain = 2.1)
    • Input Sample Rate:
      • 5 to 35 MSPS – 6ch mode
      • 10 to 35 MSPS – 3ch mode
    • PGA Gain Range: 1x to 10x (0 to 20 dB)
    • CDS/SH Gain Settings: 1x or 2.1x
    • Total Channel Gain: 1x to 21x (0 to 26 dB)
    • PGA Gain Resolution: 8 bits – Analog
    • ADC Resolution: 10 bits
    • ADC Sampling Rate: 10 to 70 MSPS
    • SNR: 68.5 dB (Gain = 1x)
    • Offset DAC Range:
      • ±111 mV or ±59.5 mV – FDAC
      • ±281 mV – CDAC
    • Offset DAC Resolution:
      • ±10 bits – FDAC
      • ±4 bits – CDAC
    • Supply Voltage: 3.0 V to 3.6 V
    • Power Dissipation: 1.02 W (typical)

The LM98620 is a fully integrated, 10–Bit, 70 MSPS signal processing solution for high performance digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative six channel architecture utilizing Correlated Double Sampling (CDS), or Sample and Hold (SH) type sampling. Gain settings of 1x or 2x are available in the CDS/SH input stage. Each channel has a dedicated 1x to 10x (8 bit) PGA that allows accurate gain adjustment. The Digital White Level auto calibration loop can automatically set the PGA value to achieve a selected white target level. Each channel also has a ±4 bit coarse and ±10 bit fine analog offset correction DAC that allows offset correction before the sample-and-hold amplifier. These correction values can be controlled by an automated Digital Black Level correction loop. The PGA and offset DACs for each channel are programmed independently allowing unique values of gain and offset for each of the six channels. A 2-to-1 multiplexing scheme routes the signals to three 70 MHz high performance ADCs. The fully differential processing channels achieve exceptional noise immunity, having a very low noise floor of –68.5dB. The 10 bit analog-to-digital converters have excellent dynamic performance, making the LM98620 transparent in the image reproduction chain.

The LM98620 is a fully integrated, 10–Bit, 70 MSPS signal processing solution for high performance digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative six channel architecture utilizing Correlated Double Sampling (CDS), or Sample and Hold (SH) type sampling. Gain settings of 1x or 2x are available in the CDS/SH input stage. Each channel has a dedicated 1x to 10x (8 bit) PGA that allows accurate gain adjustment. The Digital White Level auto calibration loop can automatically set the PGA value to achieve a selected white target level. Each channel also has a ±4 bit coarse and ±10 bit fine analog offset correction DAC that allows offset correction before the sample-and-hold amplifier. These correction values can be controlled by an automated Digital Black Level correction loop. The PGA and offset DACs for each channel are programmed independently allowing unique values of gain and offset for each of the six channels. A 2-to-1 multiplexing scheme routes the signals to three 70 MHz high performance ADCs. The fully differential processing channels achieve exceptional noise immunity, having a very low noise floor of –68.5dB. The 10 bit analog-to-digital converters have excellent dynamic performance, making the LM98620 transparent in the image reproduction chain.

Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Tipo Título Fecha
* Data sheet LM98620 10-bit 70 MSPS 6 Channel Imaging Signal Processor with LVDS Output datasheet (Rev. C) 14 may 2014

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación

LM98620 IBIS Model

SNAM025.ZIP (17 KB) - IBIS Model
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Paquete Pasadores Descargar
TQFP (PFC) 80 Ver opciones

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos