제품 상세 정보

Sample rate (max) (Msps) 40 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, TTL Analog input BW (MHz) 140 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.4 Power consumption (typ) (mW) 267 Architecture Two-Step SNR (dB) 60 ENOB (bit) 9.5 SFDR (dB) 72 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 40 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, TTL Analog input BW (MHz) 140 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.4 Power consumption (typ) (mW) 267 Architecture Two-Step SNR (dB) 60 ENOB (bit) 9.5 SFDR (dB) 72 Operating temperature range (°C) -40 to 85 Input buffer No
TQFP (PFB) 48 81 mm² 9 x 9
  • Internal Sample-and-Hold
  • Internal Reference Capability
  • Dual Gain Settings
  • Offset Correction
  • Selectable Offset Binary or 2's Complement Output
  • Multiplexed or Parallel Output Bus
  • Single +3.0V to 3.6V Operation
  • Power Down and Standby Modes
  • 3V TTL Logic Input/Output Compatible

Key Specifications

  • Resolution: 10 Bits
  • Conversion Rate: 40 MSPS
  • ENOB: 9.4 Bits (typ)
  • DNL: 0.35 LSB (typ)
  • Conversion Latency Parallel Outputs: 2.5 Clock Cycles
    • Multiplexed Outputs, I Data Bus: 2.5 Clock Cycles
    • Multiplexed Outputs, Q Data Bus: 3 Clock Cycles
  • PSRR: 90 dB
  • Power Consumption—Normal Operation: 267 mW (typ)
    • Power Down Mode: < 1 mW (typ)
    • Fast Recovery Standby Mode: 30 mW (typ)

All trademarks are the property of their respective owners.

  • Internal Sample-and-Hold
  • Internal Reference Capability
  • Dual Gain Settings
  • Offset Correction
  • Selectable Offset Binary or 2's Complement Output
  • Multiplexed or Parallel Output Bus
  • Single +3.0V to 3.6V Operation
  • Power Down and Standby Modes
  • 3V TTL Logic Input/Output Compatible

Key Specifications

  • Resolution: 10 Bits
  • Conversion Rate: 40 MSPS
  • ENOB: 9.4 Bits (typ)
  • DNL: 0.35 LSB (typ)
  • Conversion Latency Parallel Outputs: 2.5 Clock Cycles
    • Multiplexed Outputs, I Data Bus: 2.5 Clock Cycles
    • Multiplexed Outputs, Q Data Bus: 3 Clock Cycles
  • PSRR: 90 dB
  • Power Consumption—Normal Operation: 267 mW (typ)
    • Power Down Mode: < 1 mW (typ)
    • Fast Recovery Standby Mode: 30 mW (typ)

All trademarks are the property of their respective owners.

The ADC10D040 is a dual low power, high performance CMOS analog-to-digital converter that digitizes signals to 10 bits resolution at sampling rates up to 45 MSPS while consuming a typical 267 mW from a single 3.3V supply. No missing codes is specified over the full operating temperature range. The unique two stage architecture achieves 9.4 Effective Bits over the entire Nyquist band at 40 MHz sample rate. An output formatting choice of offset binary or 2's complement coding and a choice of two gain settings eases the interface to many systems. Also allowing great flexibility of use is a selectable 10-bit multiplexed or 20-bit parallel output mode. An offset correction feature minimizes the offset error.

To ease interfacing to most low voltage systems, the digital output power pins of the ADC10D040 can be tied to a separate supply voltage of 1.5V to 3.6V, making the outputs compatible with other low voltage systems. When not converting, power consumption can be reduced by pulling the PD (Power Down) pin high, placing the converter into a low power state where it typically consumes less than 1 mW and from which recovery is less than 1 ms. Bringing the STBY (Standby) pin high places the converter into a standby mode where power consumption is about 30 mW and from which recovery is 800 ns.

The ADC10D040's speed, resolution and single supply operation make it well suited for a variety of applications, including high speed portable applications.

Operating over the industrial (−40° ≤ TA ≤ +85°C) temperature range, the ADC10D040 is available in a 48-pin TQFP. An evaluation board is available to ease the design effort.

The ADC10D040 is a dual low power, high performance CMOS analog-to-digital converter that digitizes signals to 10 bits resolution at sampling rates up to 45 MSPS while consuming a typical 267 mW from a single 3.3V supply. No missing codes is specified over the full operating temperature range. The unique two stage architecture achieves 9.4 Effective Bits over the entire Nyquist band at 40 MHz sample rate. An output formatting choice of offset binary or 2's complement coding and a choice of two gain settings eases the interface to many systems. Also allowing great flexibility of use is a selectable 10-bit multiplexed or 20-bit parallel output mode. An offset correction feature minimizes the offset error.

To ease interfacing to most low voltage systems, the digital output power pins of the ADC10D040 can be tied to a separate supply voltage of 1.5V to 3.6V, making the outputs compatible with other low voltage systems. When not converting, power consumption can be reduced by pulling the PD (Power Down) pin high, placing the converter into a low power state where it typically consumes less than 1 mW and from which recovery is less than 1 ms. Bringing the STBY (Standby) pin high places the converter into a standby mode where power consumption is about 30 mW and from which recovery is 800 ns.

The ADC10D040's speed, resolution and single supply operation make it well suited for a variety of applications, including high speed portable applications.

Operating over the industrial (−40° ≤ TA ≤ +85°C) temperature range, the ADC10D040 is available in a 48-pin TQFP. An evaluation board is available to ease the design effort.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기1
유형 직함 날짜
* Data sheet ADC10D040 Dual 10-Bit, 40 MSPS, 267 mW A/D Converter datasheet (Rev. G) 2013/03/14

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

ADC10D040 IBIS Model

SNAM010.ZIP (4 KB) - IBIS Model
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
패키지 다운로드
TQFP (PFB) 48 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상