제품 상세 정보

Configuration 2:1 SPDT Number of channels 3 Power supply voltage - single (V) 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 125 CON (typ) (pF) 9 ON-state leakage current (max) (µA) 0.3 Supply current (typ) (µA) 0.04 Bandwidth (MHz) 30 Operating temperature range (°C) -55 to 125 Features Break-before-make Input/output continuous current (max) (mA) 10 Rating Military Drain supply voltage (max) (V) 20 Supply voltage (max) (V) 20 Negative rail supply voltage (max) (V) 0
Configuration 2:1 SPDT Number of channels 3 Power supply voltage - single (V) 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 125 CON (typ) (pF) 9 ON-state leakage current (max) (µA) 0.3 Supply current (typ) (µA) 0.04 Bandwidth (MHz) 30 Operating temperature range (°C) -55 to 125 Features Break-before-make Input/output continuous current (max) (mA) 10 Rating Military Drain supply voltage (max) (V) 20 Supply voltage (max) (V) 20 Negative rail supply voltage (max) (V) 0
CDIP (J) 16 135.3552 mm² 19.56 x 6.92
  • Wide range of digital and analog signal levels:
    • Digital: 3 V to 20 V
    • Analog: ≤ 20 V P-P
  • Low ON resistance, 125 Ω (typical) over 15 V P-P signal input range for V DD – V EE = 18 V
  • High OFF resistance, channel leakage of ±100 pA (typical) at V DD – V EE = 18 V
  • Logic-level conversion for digital addressing signals of 3 V to 20 V (V DD – V SS = 3 V to 20 V) to switch analog signals to 20 V P-P (V DD – V EE = 20 V) matched switch characteristics, r ON = 5 Ω (typical) for V DD – V EE = 15 V very low quiescent power dissipation under all digital-control input and supply conditions, 0.2 µW (typical) at V DD – V SS = V DD – V EE = 10 V
  • Binary address decoding on chip
  • 5 V, 10 V, and 15 V parametric ratings
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 18 V over full package temperature range, 100 nA at 18 V and 25°C
  • Break-before-make switching eliminates channel overlap
  • Wide range of digital and analog signal levels:
    • Digital: 3 V to 20 V
    • Analog: ≤ 20 V P-P
  • Low ON resistance, 125 Ω (typical) over 15 V P-P signal input range for V DD – V EE = 18 V
  • High OFF resistance, channel leakage of ±100 pA (typical) at V DD – V EE = 18 V
  • Logic-level conversion for digital addressing signals of 3 V to 20 V (V DD – V SS = 3 V to 20 V) to switch analog signals to 20 V P-P (V DD – V EE = 20 V) matched switch characteristics, r ON = 5 Ω (typical) for V DD – V EE = 15 V very low quiescent power dissipation under all digital-control input and supply conditions, 0.2 µW (typical) at V DD – V SS = V DD – V EE = 10 V
  • Binary address decoding on chip
  • 5 V, 10 V, and 15 V parametric ratings
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 18 V over full package temperature range, 100 nA at 18 V and 25°C
  • Break-before-make switching eliminates channel overlap

The CD405xB analog multiplexers and demultiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. These multiplexer circuits dissipate extremely low quiescent power over the full V DD – V SS and V DD – V EE supply-voltage ranges, independent of the logic state of the control signals.

The CD405xB analog multiplexers and demultiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. These multiplexer circuits dissipate extremely low quiescent power over the full V DD – V SS and V DD – V EE supply-voltage ranges, independent of the logic state of the control signals.

다운로드 스크립트와 함께 비디오 보기 동영상

관심 가지실만한 유사 제품

open-in-new 대안 비교
비교 대상 장치보다 업그레이드된 기능을 지원하는 즉각적 대체품
CD4053B 활성 로직 레벨 변환을 지원하는 20V, 2:1(SPDT), 3채널 아날로그 멀티플렉서 Commercial version

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기10
유형 직함 날짜
* Data sheet CD405xB CMOS Single 8-Channel Analog Multiplexer or DemultiplexerWith Logic-Level Conversion datasheet (Rev. L) PDF | HTML 2023/09/05
* SMD CD4053B-MIL SMD 8101801EA 2016/06/21
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 2022/06/02
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 2021/12/01
Selection guide Logic Guide (Rev. AB) 2017/06/12
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015/12/02
User guide LOGIC Pocket Data Book (Rev. B) 2007/01/16
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004/07/08
User guide Signal Switch Data Book (Rev. A) 2003/11/14
Application note Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics 2001/12/03

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

패키지 다운로드
CDIP (J) 16 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상