DS36277
- FAILSAFE Receiver, RO = HIGH for:
- OPEN Inputs
- Terminated Inputs
- SHORTED Inputs
- Optimal for Use in SAE J1708 Interfaces
- Compatible with Popular Interface Standards:
- TIA/EIA-485 and TIA/EIA-422-A
- CCITT Recommendation V.11
- Bi-Directional Transceiver
- Designed for Multipoint Transmission
- Wide Bus Common Mode Range
- (−7V to +12V)
- Available in PDIP and SOIC Packages
All trademarks are the property of their respective owners.
The DS36277 Dominant Mode Multipoint Transceiver is designed for use on bi-directional differential busses. It is optimal for use on Interfaces that utilize Society of Automotive Engineers (SAE) J1708 Electrical Standard.
The device is similar to standard TIA/EIA-485 transceivers, but differs in enabling scheme. The Driver's Input is normally externally tied LOW, thus providing only two states: Active (LOW), or Disabled (OFF). When the driver is active, the dominant mode is LOW, conversely, when the driver is disabled, the bus is pulled HIGH by external bias resistors.
The receiver provides a FAILSAFE feature that ensures a known output state when the Interface is in the following conditions: Floating Line, Idle Line (no active drivers), and Line Fault Conditions (open or short). The receiver output is HIGH for the following conditions: Open Inputs, Terminated Inputs (50Ω), or Shorted Inputs. FAILSAFE is a highly desirable feature when the transceivers are used with Asynchronous Controllers such as UARTs.
기술 문서
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | DS36277 Dominant Mode Multipoint Transceiver datasheet (Rev. E) | 2013/04/23 | |
Application note | AN-1031 TIA/EIA-422-B Overview (Rev. B) | 2013/04/26 | ||
Application note | AN-1057 Ten Ways to Bulletproof RS-485 Interfaces (Rev. B) | 2013/04/26 | ||
Application note | AN-915 Automotive Physical Layer SAE J1708 and the DS36277 (Rev. B) | 2013/04/26 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
패키지 | 핀 | 다운로드 |
---|---|---|
SOIC (D) | 8 | 옵션 보기 |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치