인터페이스 기타 인터페이스

DS90C387

활성

+3.3V 듀얼 픽셀 LVDS 디스플레이 인터페이스(LDI)-SVGA/QXGA 트랜스미터

제품 상세 정보

Protocols Catalog Rating Catalog Operating temperature range (°C) -10 to 70
Protocols Catalog Rating Catalog Operating temperature range (°C) -10 to 70
QFP (NEZ) 100 256 mm² 16 x 16
  • Complies with OpenLDI Specification for Digital Display Interfaces
  • 32.5 to 112/170MHz Clock Support for DS90C387, 40 to 112MHz Clock Support for DS90CF388
  • Supports SVGA through QXGA Panel Resolutions
  • Drives Long, Low Cost Cables
  • Up to 5.38Gbps Bandwidth
  • Pre-Emphasis Reduces Cable Loading Effects
  • DC Balance Data Transmission Provided by Transmitter Reduces ISI Distortion
  • Cable Deskew of +/−1 LVDS Data Bit Time (up to 80 MHz Clock Rate) of Pair-to-Pair Skew at Receiver Inputs; Intra-Pair Skew Tolerance of 300ps
  • Dual Pixel Architecture Supports Interface to GUI and Timing Controller; Optional Single Pixel Transmitter Inputs Support Single Pixel GUI Interface
  • Transmitter Rejects Cycle-to-Cycle Jitter
  • 5V Tolerant on Data and Control Input Pins
  • Programmable Transmitter Data and Control Strobe Select (Rising or Falling Edge Strobe)
  • Backward Compatible Configuration Select with FPD-Link
  • Optional Second LVDS Clock for Backward Compatibility w/ FPD-Link
  • Support for Two Additional User-Defined Control Signals in DC Balanced Mode
  • Compatible with ANSI/TIA/EIA-644-1995 LVDS Standard

All trademarks are the property of their respective owners.

  • Complies with OpenLDI Specification for Digital Display Interfaces
  • 32.5 to 112/170MHz Clock Support for DS90C387, 40 to 112MHz Clock Support for DS90CF388
  • Supports SVGA through QXGA Panel Resolutions
  • Drives Long, Low Cost Cables
  • Up to 5.38Gbps Bandwidth
  • Pre-Emphasis Reduces Cable Loading Effects
  • DC Balance Data Transmission Provided by Transmitter Reduces ISI Distortion
  • Cable Deskew of +/−1 LVDS Data Bit Time (up to 80 MHz Clock Rate) of Pair-to-Pair Skew at Receiver Inputs; Intra-Pair Skew Tolerance of 300ps
  • Dual Pixel Architecture Supports Interface to GUI and Timing Controller; Optional Single Pixel Transmitter Inputs Support Single Pixel GUI Interface
  • Transmitter Rejects Cycle-to-Cycle Jitter
  • 5V Tolerant on Data and Control Input Pins
  • Programmable Transmitter Data and Control Strobe Select (Rising or Falling Edge Strobe)
  • Backward Compatible Configuration Select with FPD-Link
  • Optional Second LVDS Clock for Backward Compatibility w/ FPD-Link
  • Support for Two Additional User-Defined Control Signals in DC Balanced Mode
  • Compatible with ANSI/TIA/EIA-644-1995 LVDS Standard

All trademarks are the property of their respective owners.

The DS90C387/DS90CF388 transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL data into 8 LVDS (Low Voltage Differential Signalling) data streams. Control signals (VSYNC, HSYNC, DE and two user-defined signals) are sent during blanking intervals. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 672Mbps, providing a total throughput of 5.38Gbps (672 Megabytes per second). Two other modes are also supported. 24-bit color data (single pixel) can be clocked into the transmitter at a maximum rate of 170MHz. In this mode, the transmitter provides single-to-dual pixel conversion, and the output LVDS clock rate is 85MHz maximum. The third mode provides inter-operability with FPD-Link devices.

The LDI chipset is improved over prior generations of FPD-Link devices and offers higher bandwidth support and longer cable drive with three areas of enhancement. To increase bandwidth, the maximum pixel clock rate is increased to 112 (170) MHz and 8 serialized LVDS outputs are provided. Cable drive is enhanced with a user selectable pre-emphasis feature that provides additional output current during transitions to counteract cable loading effects. DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. A cable deskew capability has been added to deskew long cables of pair-to-pair skew of up to +/−1 LVDS data bit time (up to 80 MHz Clock Rate). These three enhancements allow cables 5+ meters in length to be driven. This chipset is an ideal means to solve EMI and cable size problems for high-resolution flat panel applications. It provides a reliable interface based on LVDS technology that delivers the bandwidth needed for high-resolution panels while maximizing bit times, and keeping clock rates low to reduce EMI and shielding requirements. For more details, please refer to .

The DS90C387/DS90CF388 transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL data into 8 LVDS (Low Voltage Differential Signalling) data streams. Control signals (VSYNC, HSYNC, DE and two user-defined signals) are sent during blanking intervals. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 672Mbps, providing a total throughput of 5.38Gbps (672 Megabytes per second). Two other modes are also supported. 24-bit color data (single pixel) can be clocked into the transmitter at a maximum rate of 170MHz. In this mode, the transmitter provides single-to-dual pixel conversion, and the output LVDS clock rate is 85MHz maximum. The third mode provides inter-operability with FPD-Link devices.

The LDI chipset is improved over prior generations of FPD-Link devices and offers higher bandwidth support and longer cable drive with three areas of enhancement. To increase bandwidth, the maximum pixel clock rate is increased to 112 (170) MHz and 8 serialized LVDS outputs are provided. Cable drive is enhanced with a user selectable pre-emphasis feature that provides additional output current during transitions to counteract cable loading effects. DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. A cable deskew capability has been added to deskew long cables of pair-to-pair skew of up to +/−1 LVDS data bit time (up to 80 MHz Clock Rate). These three enhancements allow cables 5+ meters in length to be driven. This chipset is an ideal means to solve EMI and cable size problems for high-resolution flat panel applications. It provides a reliable interface based on LVDS technology that delivers the bandwidth needed for high-resolution panels while maximizing bit times, and keeping clock rates low to reduce EMI and shielding requirements. For more details, please refer to .

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
11개 모두 보기
유형 직함 날짜
* Data sheet DS90C387/DS90CF388 Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA datasheet (Rev. H) 2013/04/17
Application note High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs 2018/11/09
Technical article Finding the right pixel clock frequency and throughput for an LVDS display resolut PDF | HTML 2018/09/26
Application note How to Map RGB Signals to LVDS/OpenLDI(OLDI) Displays (Rev. A) 2018/06/29
Application note AN-1032 An Introduction to FPD-Link (Rev. C) 2017/08/08
User guide LDI Demonstration Kit User Guide (LVDS Display Interface) Introduction (Rev. A) 2014/04/01
More literature Die D/S DS90C387 MDC +3.3V Dual Pixel Lvds Display Interface (Ldi)-Svga/Qxga 2012/09/07
Application note TFT Data Mapping for Dual Pixel LDI Application - Alternate A - Color Map 2004/05/15
Application note AN-1056 STN Application Using FPD-Link 2004/05/14
Application note AN-1085 FPD-Link PCB and Interconnect Design-In Guidelines 2004/05/14
Application note LVDS goes the distance! 2003/02/17

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

DS90C387 IBIS Model

SNLM081.ZIP (6 KB) - IBIS Model
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
패키지 CAD 기호, 풋프린트 및 3D 모델
QFP (NEZ) 100 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상