DS90UR241-Q1
- Supports Displays With 18-Bit Color Depth
- 5-MHz to 43-MHz Pixel Clock
- Automotive-Grade Product AEC-Q100 Grade 2
Qualified - 24:1 Interface Compression
- Embedded Clock With DC Balancing Supports
AC-Coupled Data Transmission - Capable to Drive up to 10 Meters Shielded
Twisted-Pair Cable - No Reference Clock Required (Deserializer)
- Meets ISO 10605 ESD – Greater than 8 kV HBM
ESD Structure - Hot Plug Support
- EMI Reduction – Serializer Accepts Spread
Spectrum Input; Data Randomization and
Shuffling on Serial Link; Deserializer Provides
Adjustable PTO (Progressive Turnon) LVCMOS
Outputs - @Speed BIST (Built-In Self-Test) to Validate
LVDS Transmission Path - Individual Power-Down Controls for Both
Transmitter and Receiver - Power Supply Range 3.3 V ±10%
- 48-Pin TQFP Package for Transmitter and 64-Pin
TQFP Package for Receiver - Temperature Range: –40°C to 105°C
- Backward-Compatible Mode With
DS90C241/DS90C124
The DS90URxxx-Q1 chipset translates a 24-bit parallel bus into a fully transparent data/control FPD-Link II LVDS serial stream with embedded clock information. This chipset is ideally suited for driving graphical data to displays requiring 18-bit color depth: RGB666 + HS, VS, DE + three additional general-purpose data channels. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. The device saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.
The DS90URxxx-Q1 incorporates FPD-Link II LVDS signaling on the high-speed I/O. FPD-Link II LVDS provides a low-power and low-noise environment for reliably transferring data over a serial transmission path. By optimizing the Serializer output edge rate for the operating frequency range, EMI is further reduced.
In addition, the device features pre-emphasis to boost signals over longer distances using lossy cables. Internal DC-balanced encoding and decoding is used to support AC-coupled interconnects. Using TI’s proprietary random lock, the parallel data of the Serializer are randomized to the Deserializer without the need of REFCLK.
기술 문서
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | DS90URxxx-Q1 5-MHz to 43-MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset datasheet (Rev. O) | PDF | HTML | 2015/04/29 |
| Application note | DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E) | 2013/04/29 | ||
| Application note | LVDS Repeaters and Crosspoints Extend the Reach of FPD-Link II Interfaces (Rev. A) | 2013/04/29 | ||
| Application note | AN-1807 FPD-Link II Display SerDes Overview (Rev. B) | 2013/04/26 | ||
| Application note | AN-2068 DS90UR241/124 Spread Spectrum Tolerance Support (Rev. B) | 2013/04/26 | ||
| Application note | Extending the Reach of a FPD-Link II Interface with Cable Drivers and Equalizers (Rev. A) | 2013/04/26 | ||
| User guide | High Efficiency Portable Media Player (PMP) Dock Station User Guide | 2012/01/27 | ||
| User guide | DS90UR241/DS90UR124 SERDES Evaluation Kit User's Guide | 2012/01/26 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
SERDESUR-43USB — DS90UR241 DS90UR124 시리얼라이저 및 디시리얼라이저 칩셋용 평가 키트
The SERDESUR-43 is an evaluation kit designed to demonstrate performance and capabilities of the DS90UR124 and DS90UR241 FPD-Link II Serializer/Deserializer Chipset.
The DS90UR241 Serializer board accepts LVCMOS input signals and provides single serialized FPD-LInk II LVDS data pair as an output. (...)
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
TIDA-00137 — DVP 인터페이스를 지원하는 차량용 TFT LCD 디스플레이를 위한 WVGA 디지털 비디오 시리얼라이저/디시리얼라이저
| 패키지 | 핀 | 다운로드 |
|---|---|---|
| TQFP (PFB) | 48 | 옵션 보기 |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.